Fact-checked by Grok 2 weeks ago

Socket 5

Socket 5 is a (ZIF) CPU socket developed by , consisting of 320 staggered pins in a 37×37 grid array, designed primarily for second-generation P5 processors operating at 3.3 volts and clock speeds from 75 MHz to 133 MHz. Introduced in 1994 as a successor to , it marked a shift to lower-voltage operation to reduce power consumption and heat compared to the 5-volt , while maintaining with earlier models through voltage regulation on motherboards. The socket supported Intel's P54C core processors, including models like the 75 MHz (610), 90 MHz (735), 100 MHz (815), 120 MHz (1000), and 133 MHz (1110), as well as select upgrades for performance enhancements of up to 70% in compatible systems, while offering limited compatibility with early third-party processors. It featured a 64-bit data bus and 32-bit address bus, enabling up to 4 GB of addressing, and was compatible with chipsets such as the 82430 series for , , and EISA bus support. Socket 5 also allowed for optional dual-processor configurations in setups, utilizing signals like PBREQ# for bus arbitration and private APICs for cache consistency. Although short-lived, Socket 5 facilitated the transition to more efficient desktop and workstation architectures in the mid-1990s, paving the way for in mid-1995, which further supported lower voltages (including 2.8 V cores for later models) and broader compatibility with non- processors like AMD's K5 and Cyrix's 6x86. Its design emphasized end-user upgradability, with validating motherboards through its Platform Support Labs program to ensure reliable installation of processors without requiring full system replacements. By 1997, as processors arrived on , Socket 5 became obsolete, but it remains notable for enabling early multimedia and productivity gains in PCs during the era.

Technical specifications

Form factor and pin configuration

Socket 5 utilizes a (ZIF) lever mechanism located on the side of the socket, which allows the CPU to be inserted and removed without applying force that could bend the pins, facilitating straightforward installation and upgrades. The socket features a 320-pin Staggered (SPGA) configuration, where the pins are arranged in a staggered 19x19 grid pattern to increase density while maintaining structural integrity. This arrangement provides a total of 320 functional pins. The pin spacing measures 1.27 mm (0.05 inches), enabling higher pin density compared to previous s and supporting additional signaling lines. Pin 1 is located at the lower left corner when viewed from the bottom, with orientation markers such as a white triangle on the CPU package aligning with corresponding indicators on the socket to ensure correct insertion. A key pin is included in the design, which is non-functional in Intel's original specifications but was utilized in third-party processors like the AMD K6 to block incorrect insertion into incompatible Socket 5 motherboards and prevent backward compatibility issues. The pins are categorized into signal lines for data and control, Vcc for power delivery, GND for grounding, and reserved positions, with the socket supporting 194 signal pins, 60 Vcc power pins, 66 GND ground pins.

Electrical characteristics

Socket 5 was designed to support second-generation processors operating at a core voltage (Vcc2) of 3.3 V nominal, with an allowable range of 3.135 V to 3.6 V to accommodate variations in delivery while ensuring stable operation. This represented a significant reduction from the 5 V requirement of processors, aimed at lowering power consumption and thermal output in the P54C core architecture used in Pentiums from 75 MHz to 133 MHz. The interface signals utilized a separate I/O voltage (Vcc3) fixed at 3.3 V, which was supplied through the same power plane as the core in Socket 5's unified design, unlike the split planes introduced in Socket 7. Power distribution in Socket 5 relied on 60 pins dedicated to core and I/O power delivery, paired with 66 ground (Vss) pins to minimize voltage droop and ensure clean supply lines. Voltage sensing was facilitated by dedicated detection pins, such as Vcc2DET, which allowed the system to monitor and adjust the core voltage dynamically to prevent under-voltage conditions that could lead to instability. Current draw specifications varied by clock speed, reaching up to 4.5 A for the core at 3.3 V in higher-frequency models, contributing to a total power consumption of approximately 14.4 W for the 133 MHz under maximum load. To maintain reliability, the electrical design specified a tolerance for the core voltage (3.135 V to 3.6 V), with Intel recommending the use of regulated power supplies featuring low and high to avoid performance degradation or . These voltage parameters directly influenced the (TDP), which peaked at around 15 W for supported CPUs, necessitating adequate heatsinking and airflow in implementations to keep case temperatures below 70°C.

Bus interface

The Socket 5 utilizes a (FSB) architecture consisting of a 64-bit data bus (D0–D63) for transferring data between the and the , paired with a separate 32-bit address bus (A3–A31) for specifying memory or I/O locations. This split-bus design enables efficient handling of 32-bit addressing while doubling the data throughput compared to earlier 32-bit buses, supporting the 's internal superscalar execution. The FSB supports clock frequencies of 50 MT/s, 60 MT/s, or 66 MT/s, which correspond to processor core speeds ranging from 75 MHz to 133 MHz, where the FSB operates at half (2× multiplier) or two-thirds (1.5× multiplier) of the core clock. For instance, a 75 MHz or 100 MHz uses a 50 MT/s or 66 MT/s FSB, respectively, ensuring synchronized data transfers without overclocking the external bus beyond stable limits. Key signal pins on the Socket 5 facilitate reliable bus operations, including ADS# (Address Strobe), which asserts to indicate the start of a new bus and validate the ; READY# (or BRDY# for burst cycles), which signals the completion of a transfer; CLK, the clock providing timing at the FSB frequency; and parity bits DP0–DP7, which generate even across each byte of the 64-bit bus to detect transmission errors. These signals ensure and synchronization, with ADS# and READY# timings specified at 1.0–7.0 ns valid delay and 5.0 ns setup, respectively. Bus cycle timing on Socket 5 is asynchronous relative to the processor core clock but synchronized to the clock, incorporating pipelined addressing that allows the next address to be issued before the current cycle completes, thereby enhancing throughput over the non-pipelined design of Socket 4. This pipelining reduces latency for sequential accesses, with cycle durations typically spanning 2–4 clocks depending on burst mode. The theoretical maximum bandwidth of the Socket 5 FSB reaches 528 /s at 66 MT/s, calculated as the 64-bit bus width (8 bytes) multiplied by the 66 MHz frequency. At lower frequencies, bandwidth scales accordingly to 400 /s at 50 MT/s or 480 /s at 60 MT/s, providing sufficient capacity for mid-1990s system and I/O demands. Additional control signals manage bus behavior, including A20M# for masking the A20 address line to emulate 8086 real-mode addressing; RESET# for processor initialization, requiring a minimum of 15 FSB clocks; and LOCK#, which holds the bus during atomic read-modify-write operations to prevent interference. These signals, with timings such as 5.0 ns setup for A20M# and 1.1–7.0 ns valid delay for LOCK#, support legacy compatibility and multiprocessor extensions.

Development and history

Background and design motivations

Socket 5 evolved from to accommodate the second-generation P5 processor, specifically the P54C core, which represented a die shrink from the original 0.8 μm to 0.6 μm BiCMOS for improved and higher clock speeds. This redesign was conceptualized in 1993 alongside the broader architecture evolution, with prototypes developed and tested that year to ensure partial binary compatibility with existing Intel486-based systems where feasible, such as through shared bus protocols and minimal changes to memory subsystems. Intel's internal engineering teams prioritized scalability for future upgrades and dual-processor configurations, aiming to deliver 40-70% performance gains over prior generations via enhanced superscalar capabilities. The primary motivation behind Socket 5's design was to mitigate the thermal and power challenges of the original 5 V processors, which dissipated up to 16 W at 66 MHz and required robust cooling solutions. By shifting to 3.3 V operation (with a range of 3.135-3.6 V), the socket enabled the P54C to achieve speeds up to 100 MHz while reducing maximum power to 10 W and average consumption below 4 W in typical applications, facilitated by the process shrink that reduced the die area from 294 mm² to 147 mm². This addressed overheating issues in dense desktop and emerging mobile systems, improving yield (from 5 to 32 chips per 200 mm wafer) and lowering costs to around $150 per unit. To support the P5's superscalar architecture, including dual integer pipelines and integrated branch prediction, Socket 5 featured a higher pin count of 320 in a surface-mount (SPGA) configuration, compared to Socket 4's 273-pin . The adoption of SPGA over traditional improved signal integrity and pin density, allowing faster clock rates without expanding the overall socket footprint, while new signals like PBREQ# and PHIT# enabled "glueless" dual-processing support. A key engineering challenge was the adoption of a 0.5 mm pin pitch, which demanded tighter manufacturing tolerances to avoid shorts and ensure reliable connections in high-density layouts. Prototypes underwent rigorous testing to validate compatibility with Zero Insertion Force (ZIF) mechanisms for user-friendly upgrades, balancing the need for backward compatibility with the forward-looking demands of 64-bit data bus and writeback caching features.

Release and market adoption

Socket 5 was officially released in March 1994, coinciding with 's launch of the 90 MHz and 100 MHz processors, which were the first to operate at 3.3 volts and utilize the new socket design. Initial motherboards supporting Socket 5 were introduced by using the 430NX () chipset, providing foundational support for the second-generation lineup. By early 1995, third-party manufacturers such as and expanded availability with boards based on the 430FX () chipset, which offered improved integration and became a staple for Socket 5 systems. Socket 5 rapidly established itself as the standard interface for Pentium-based PCs, with Intel shipping approximately five million compatible Pentium processors by the end of 1994. Adoption accelerated in 1995, peaking as consumers and businesses upgraded to Pentium platforms amid growing demand for enhanced computing performance. A significant event impacting early adoption was the discovery of the in late 1994, which affected floating-point division accuracy in initial Socket 5-compatible processors and prompted to initiate a voluntary replacement program costing $475 million. Although the flaw was inherent to the processor core rather than the socket itself, it led to widespread attention and temporary hesitancy in deployments, yet did not derail overall momentum. Socket 5 production began phasing out by late 1995 following the introduction of in June 1995, which provided while enabling support for faster Pentiums and the MMX extensions. This transition marked the socket's obsolescence as higher-speed and feature-enhanced systems gained prevalence. Globally, Socket 5 powered the dominant mid-1990s PC ecosystem, serving both enterprise and home markets by delivering the processing capabilities needed for emerging applications under , released in August 1995.

Compatibility and support

Intel processors

The Intel processors officially designed for Socket 5 were members of the P5 family, utilizing the P54C core revision. These included models operating at clock speeds of 75 MHz, 90 MHz, 100 MHz, 120 MHz, and 133 MHz, all with a 3.3 V core voltage to reduce power consumption compared to prior 5 V designs. Each featured an integrated L1 consisting of 8 KB for instructions and 8 KB for data, supporting write-back operations with the . The architecture employed superscalar execution, with two pipelined integer units capable of processing up to two instructions per clock cycle, alongside a pipelined and branch prediction for improved performance. A 64-bit external data bus facilitated higher , though L2 was absent from the processor die and required external implementation on the via the socket's bus interface. These P54C Pentiums entered production starting with the 75 MHz and 90 MHz variants in Q4 , followed by the 100 MHz in Q1 1995, 120 MHz in Q2 1995, and 133 MHz in Q3 1995, marking the end of native Socket 5 processor releases. Manufactured on a 0.6 μm BiCMOS process for the initial models (with the 133 MHz using the 0.35 μm P54CS revision), they contained approximately 3.3 million transistors and operated with speeds of 50 MHz or 66 MHz. Intel extended Socket 5 compatibility through upgrades, including the PODP3V125 (125 MHz on 50 MHz bus), PODP3V150 (150 MHz on 60 MHz bus), and PODP3V166 (166 MHz on 66 MHz bus), which served as drop-in replacements for the 75 MHz, 90 MHz, and 100 MHz , respectively, delivering performance improvements of 20% to 50% in typical workloads. Later, processors with MMX technology—such as the 125 MHz, 166 MHz, and 200 MHz variants—were introduced, adding 57 new instructions for enhanced processing of and audio tasks while maintaining 3.3 V operation. These options, released from mid-1996 onward, prolonged the platform's viability into 1997 by enabling higher clock speeds without requiring a full upgrade. Native Socket 5 support was limited to a maximum of 133 MHz for standard s, with higher frequencies like those in OverDrive models relying on the socket's electrical tolerances, though full compatibility for speeds beyond 133 MHz often necessitated transitioning to for stable voltage regulation and bus support.

Third-party processors

Several third-party manufacturers developed x86-compatible processors for the Socket 5, providing alternatives to 's Pentium lineup and leveraging the socket's 3.3 V design for cost-effective upgrades. 's K5 series, introduced in , featured a superscalar RISC-based core (known as RISC86) that translated x86 instructions into micro-operations for improved integer performance, often exceeding that of equivalently clocked s in business applications. Models ranged from PR75 to PR166 ratings, with actual core clocks of 75–133 MHz and bus speeds up to 66 MHz, operating at 3.525 V nominal; these processors used all 320 pins and were fully compatible with Socket 5 motherboards, though some required updates for optimal support. Cyrix's 6x86 (also marketed as by ) offered another Socket 5 option, with models from PR120+ to PR200+ at core clocks of 100–150 MHz (bus 50–66 MHz) and a 3.3 V core tolerant to 5 V I/O. Its dual-integer pipeline architecture delivered strong performance in office and 16/32-bit software tasks, approximately 5% faster than comparable Pentiums in integer benchmarks, but lagged in floating-point and workloads due to implementation quirks. Compatibility typically involved modifications on Socket 5 boards, and later low-voltage variants (6x86L at 2.8 V core) extended usability but highlighted inconsistent (FSB) support, often necessitating specific configurations. IDT's C6 series targeted budget systems with 180–240 MHz models (bus 60–75 MHz) at 3.3–3.52 V, featuring a simple in-order execution design with 32 KB split L1 caches but no true superscalar capabilities, resulting in integer performance on par with Pentiums at similar clocks while underperforming in floating-point operations. The successor 2, reaching up to 240 MHz with enhanced 64 KB L1 cache and MMX support, improved overall efficiency and extended Socket 5/7 viability, though it still required voltage regulation adapters on some boards for stable operation. These processors, along with the K5 and 6x86, played a key role in prolonging Socket 5's market life by offering lower-cost alternatives to Intel's pricing strategy, despite drawbacks like variable compatibility and the need for custom cooling or regulators.

Motherboard implementations

Socket 5 motherboards were predominantly equipped with the 430FX ( I) chipset, released in 1995, which provided support for up to 128 MB of alongside and buses. The 430VX ( III) chipset, introduced in 1996 as a more affordable option, similarly handled up to 128 MB of memory while adding compatibility for early SDRAM implementations. These boards adhered to the AT form factor standard, including full-size AT layouts and compact Baby AT variants, without adopting the emerging ATX design that became prevalent during the Socket 7 era. Prominent examples include the ASUS P/I-P55T2, notable for its dual BIOS setup enabling recovery from failed updates, and the MSI MS-5146, which facilitated overclocking via configurable FSB options; both models typically incorporated up to 256 KB of onboard L2 cache. Key features encompassed integrated I/O controllers through the PIIX subsystem, dedicated voltage regulator modules (VRMs) optimized for 3.3 V CPU operation, and hardware jumpers allowing FSB selections of 50, 60, or 66 MHz to match processor requirements. Manufacturing of Socket 5 motherboards occurred from 1994 to 1997, involving numerous models from over 20 vendors such as , , and , before production waned in favor of designs offering enhanced SDRAM integration. A significant portion of these boards supported upgrades to processors through simple adapters or firmware flashes, extending their usability.

Versus

Socket 5 introduced a higher pin count of pins in a staggered (SPGA) configuration, compared to Socket 4's 273 pins in a (PGA) design, providing additional power and ground pins, as well as signals for enhanced bus and features. The operating voltage was lowered to 3.3 V from 5 V, resulting in reduced from approximately 15 W in Socket 4 processors like the 60 MHz to around 10 W for equivalent models such as the 100 MHz, which facilitated the use of smaller heatsinks due to lower power dissipation and heat generation. The front side bus reached a maximum of 66 MT/s, matching the highest speeds of (60/66 MT/s), with enhanced pipelining that delivered roughly 30% greater to support higher data throughput for the architecture. Physically, Socket 5 employed an SPGA layout with a 0.5 mm pin pitch, contrasting 's PGA at 0.75 mm, though both retained the (ZIF) lever mechanism to ensure compatibility with existing installation tools. Direct CPU interchangeability was not possible, as the processors designed for Socket 5 could not fit into due to the pin count difference, but select Socket 5 motherboards incorporated voltage converters to accommodate earlier 5 V Pentiums like the 60 MHz and 66 MHz models. The introduction of Socket 5 rapidly obsoleted within months of its 1994 release, coinciding with the decline of the 486 processor era and the shift toward higher-speed s that exceeded 's capabilities.

Versus

served as the direct successor to Socket 5, introducing several enhancements while ensuring full with all Socket 5 processors operating at 3.3 V. The design incorporates a 321-pin staggered (SPGA), adding one extra pin to Socket 5's 320-pin layout to accommodate additional signaling without compromising compatibility for existing CPUs. This allowed users to insert Socket 5 processors directly into motherboards, facilitating a smooth transition. A major advancement in Socket 7 was its expansion to dual- and triple-voltage support, featuring a 3.3 V core and I/O plane with optional 2.8 V core voltage via an integrated module (VRM). In contrast, Socket 5 relied solely on a single 3.3 V supply, limiting it to early processors and preventing native support for more power-efficient designs like the MMX, which required the lower voltage for stable operation at higher clock speeds. This voltage flexibility in enabled broader processor adoption and improved thermal performance. Socket 7 also upgraded the (FSB) capabilities, supporting speeds from 66 MT/s up to 100 MT/s in certain third-party implementations, compared to Socket 5's maximum of 66 MT/s. Coupled with synchronous external cache support, this permitted higher-performance configurations, such as processors reaching 233 MHz. Additionally, Socket 7 introduced support for synchronous DRAM (SDRAM) memory control and readiness for (AGP) interfaces through compatible chipsets, features absent in Socket 5's EDO DRAM-only architecture. The transition from Socket 5 to Socket 7 was straightforward for many users, as numerous Socket 5 motherboards could be upgraded simply by swapping the socket, given the similar physical footprints and pin compatibility. This ease of upgrade contributed to Socket 7's prolonged relevance, sustaining market use until 1998 through support for third-party processors like the AMD K6 and Cyrix 6x86 series. Ultimately, Socket 5's architectural limitations, particularly its lack of native MMX instruction set support and constrained voltage/FSB options, accelerated the widespread adoption of Socket 7 as the preferred platform by the mid-1990s.

References

  1. [1]
    [PDF] Pentium® Processor Family Developer's Manual
    NOTE: The Pentium® Processor Family Developer's Manual consists of three books: Pentium® Processors, Order Number 241428; the. 82496/82497/82498 Cache ...
  2. [2]
    Which CPU socket supported both Intel and AMD processors?
    Released in March 1994, Socket 5 was primarily designed for second-gen Intel P5 Pentium processors. ... In the summer of 1995, Socket 7 was introduced as the ...
  3. [3]
    [PDF] Pentium Processors and Related Components (1995) - DOS Days
    Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order. MDS is an Qrdering code only ...
  4. [4]
    Motherboards - DOS Days
    Socket 5 has 320 pins and takes SPGA (Staggered Pin Grid Array) chips. An Intel Premiere PCI Plato II Socket 5 motherboard from 1994. Socket 7 (1995-1999).
  5. [5]
    [PDF] Kingston Technology's TurboChip - Ardent Tool of Capitalism
    your existing Socket 5 or Socket 7 ZIF (zero-insertion-force) socket. Most ... 320 Pins. Figure 2: Empty Socket 5 Top View. Pin 1. Socket 7. 321 Pins.
  6. [6]
    Socket 5 - Higher Intellect Vintage Wiki
    ... 75, 90, 100, 120, 133, 150, 166, 180, and 200 MHz. Socket 5 includes openings for 320 pins. It has been superceded by socket 7, socket 8, slot 1, and slot 2.
  7. [7]
    Engineering:Pin grid array - 360Doc
    Nov 17, 2021 · The staggered pin grid array (SPGA) is used by Intel processors based on Socket 5 and Socket 7. Socket 8 used a partial SPGA layout on half the ...<|control11|><|separator|>
  8. [8]
    586 Processor Pinouts - PC Hardware Links
    Mar 11, 2003 · Key pin. Non-functional pin to prevent CPU insertion into a Socket 5 motherboard. Vcc2H/L#, Identifies core voltage of the K6 processor (model ...
  9. [9]
    Socket 5 - Wikipedia
    Socket 5 was created for the second generation of Intel P5 Pentium processors operating at speeds from 75 to 133 MHz as well as some Pentium OverDrive and ...
  10. [10]
    [PDF] Pentium® Processor Family Developer's Manual
    The Pentium® processor and Pentium processor with MMX™ technology may contain design defects or errors known as errata which may cause the product to deviate ...
  11. [11]
    [PDF] Pentium® Processor Family Developer's Manual - MIT
    This volume does not cover the 5V Pentium processors (60, 66). Mobile Pentium processor specifications and information are covered in separate documents ...
  12. [12]
    [PDF] PENTIUM® PROCESSOR - Index of /
    The Pentium processor has a superscalar architecture, 32-bit CPU with 64-bit data bus, a pipelined floating point unit, and is compatible with DOS, Windows, OS ...
  13. [13]
    [PDF] Pentium® Processor Flexible Motherboard Design Guidelines
    and VCC3 pins. Socket 7 definition splits the 60 VCC pins on Socket 5 into 28 VCC2 pins and 32 VCC3 pins. These pins are connected appropriately to the.
  14. [14]
    [PDF] Voltage Guidelines for Pentium® Processors with MMX™ Technology
    The VCC2DET# pin defined on the Pentium processor with MMX technology is used to indicate to the voltage regulator the correct processor core voltage of 2.8V ( ...
  15. [15]
    [PDF] Pentium® OverDrive® PROCESSORS FOR Pentium ... - Index of /
    It is designed to be installed into the OverDrive processor socket. (Socket 5 or Socket 7) of the 75, 90 and 100-MHz. Pentium processor-based systems. The. 125/ ...
  16. [16]
    [PDF] Intel Extends 486, Pentium Families: 3/7/94 - CECS
    Mar 7, 1994 · The 0.6-micron process enables the P54C to run faster as well. The first products using this new design reach speeds of 90 and 100 MHz, as ...
  17. [17]
    [PDF] Volume 1: Pentium Processors
    The Pentium processor's superscalar architecture can execute two instructions per clock cycle. Branch Prediction and separate caches also increase performance.
  18. [18]
    Intel® Microprocessor Quick Reference Guide - Year
    March 27, 1995. Intel® Pentium® Processor 120 MHz. Back to top. 1994. October 10, 1994. Intel® Pentium® Processor 75 MHz. Back to top. March 7, 1994. Intel® ...<|control11|><|separator|>
  19. [19]
    Intel Pentium 90 and 100 Debut - The CPU Shack
    INTEL DEBUTS 90- and 100-MHz PENTIUM(TM) PROCESSORS Family Expands as Latest-Generation Processor Enters Retail Market · SANTA CLARA, Calif., March 7, 1994 -- ...
  20. [20]
    Intel 430NX (PCIset NX Neptune) - The Retro Web
    Mar 23, 2023 · Get info, documentation and more about the Intel 430NX (PCIset NX Neptune) chipset ... date Release date. 1 March 1994. act Actions. Encyclopedia ...
  21. [21]
    Chipsets For P5 Pentium Class - Computer Beginner Guide
    Jul 21, 2008 · The 430HX was the only modern Intel Pentium-class chipset to offer parity and error-corrected memory support. This made it the recommended Intel ...
  22. [22]
    Early Pentium Chipsets - Dependency Injection
    May 4, 2020 · In this post, I am comparing several options from the first wave of Pentium chipsets. The subject of the test is loosely defined as Socket 4 and Socket 5 PCI ...Missing: background motivations
  23. [23]
    ASUS PCI/I-P54TP4 Socket 5 motherboard thread/review - VOGONS
    May 19, 2014 · This is ASUS's first 430FX board released Jan/Feb of 1995. It was mainly intended to support the new 120mhz (27th of March) and 133mhz (1st of June) Pentiums ...
  24. [24]
    In About-Face, Intel Will Swap Its Flawed Chip - The New York Times
    Dec 21, 1994 · ... 1994 the company would have shipped five million Pentium processors in all. But Mr. Boucher said it was doubtful that the majority of ...
  25. [25]
    IBM Stops Shipping Pentium PCs : Technology: Computer maker ...
    Dec 13, 1994 · Based on 1994 total shipments of 62.9 million chips: Pentium: 6.5 ... HISTORY OF INTEL PROCESSORS. Type Date introduced Transistors ...
  26. [26]
    Socket 7 - Higher Intellect Vintage Wiki
    Feb 23, 2025 · It was released June 1995. A mounting socket on a PC motherboard designed to hold a microprocessor operating at the following speeds: 150, 166, ...
  27. [27]
    Intel Chipsets - DOS Days
    Intel made the first major jump into the chipset industry with the release of their very successful 430FX chipset, commonly known as the Intel Triton I or ...
  28. [28]
    Intel begins shipping fifth-generation chip - UPI Archives
    Mar 22, 1993 · Intel said Pentium can perform 112 million instructions per ... 'Pentium processor volume will pass the million mark in 1994, and we ...
  29. [29]
    [PDF] Voltage Regulator Module (VRM) and Enterprise Voltage ... - Intel
    VID [4:0] are compatible with Intel® Pentium® 4 and Intel® Xeon™ processors using 5-bit VID codes. VID [5:0] will be used on processors with 6-bit VID codes.Missing: third- | Show results with:third-
  30. [30]
    [PDF] AMD-K5 Processor Data Sheet - DOS Days
    AMD-K5. Package Type. Family/Core. A = 296-pin SPGA. AMD-K5. Case Temperature. Q = 60°C. R = 70°C. X = 65°C. – PR133. P-Rating (PR). 75. 120. 90. 133. 100. 166.Missing: Socket | Show results with:Socket
  31. [31]
    Cyrix 6x86 Processor Brief - Alaska.net
    It is fully compatible with the x86 instruction set and delivers industry-leading performance running Windows® 95, Windows NT, Windows, OS/2®, DOS, Solaris ...
  32. [32]
    The Red Hill CPU Guide: the fifth generation
    For the record, most real-world benchmarks rated the Cyrix P-150+ and P-166+ parts around 5% faster than the Intel P-150 and P-166, and the Cyrix P-200+ about 4 ...
  33. [33]
    [PDF] IDT WinChip C6 Data Sheet - Ardent Tool of Capitalism
    This combination provides high-performance, low-cost, and low-power solutions to the desktop and mobile personal computer market.
  34. [34]
    [PDF] IDT WinChip 2 version A Processor data sheet
    This design approach provides high performance at low cost and low power using a unique architecture that includes large on- chip caches and is extensively ...
  35. [35]
    Processor Upgrading FAQ: Socket Upgrades - PC Hardware Links
    The OverDrive chips have 320 pins. Note that some Socket 5 motherboards have a limit of 120MHz (60x2.0). What the heck is a Socket ...
  36. [36]
    Socket 5 / 7 / Super-7 Motherboards - Vogons Wiki
    Mar 29, 2022 · Socket 5 was developed for the Pentium "P54C" CPU that operated at 3.3v instead of the original P5's 5.0v. This was a die shrink revision of ...
  37. [37]
    [PDF] P/I-P55T2P4 USER'S MANUAL - DOS Days
    ISA and PCI Expansion Slots: Provides three 16-bit ISA slots, three 32-bit. PCI slots, and one PCI/MediaBus 2.0 which allows the use of either a standard. PCI ...
  38. [38]
    MSI MS-5146 - The Retro Web
    Apr 1, 2024 · MSI MS-5146 is a motherboard based on the SiS 5571 (Trinity Pentium PCI/ISA Chipset (75MHz)) chipset. Get specs, BIOS, documentation and ...Missing: Notable ASUS P/ features
  39. [39]
    board Search for a motherboard - The Retro Web
    AIM MOTHERBOARD COMPANY, AISURIX, AIT Corp. AIWA, Ajar, Alaris, Albatron, Alcatel ... Socket 5 (PGA320), Socket 6 (PGA235), Socket 7 (PGA321), Socket 8 (PGA387) ...
  40. [40]
    Which Socket 7 upgrade kit is right for my Socket 5 motherboard?
    Mar 5, 2021 · Hi, all. I've been messing with my Supermicro P54VL-PCI motherboard (Socket 5 VLB) for a while now and I'd like to upgrade it from Pentium ...Socket 5 - VOGONSSocket 5/7/SS7 (Motherboard) Tweaker (Released) - VOGONSMore results from www.vogons.orgMissing: 1994-1997 | Show results with:1994-1997
  41. [41]