Fact-checked by Grok 2 weeks ago

Extended Industry Standard Architecture

Extended Industry Standard Architecture (EISA) is a 32-bit expansion for PC-compatible computers, developed as an extension of the 16-bit () to support higher data transfer rates, , and access to larger memory spaces while maintaining with existing ISA peripherals. In response to IBM's introduction of the proprietary () in , which required licensing fees and obsoleted older expansion cards, a consortium known as the "Gang of Nine"—comprising , , Epson America, , , , Tandy, Technology, and Data Systems—united in to create an open alternative that preserved the established ecosystem. The group, representing over 33% of the PC market in , aimed to standardize bus behavior and clock speeds, which had varied in ISA implementations, to ensure reliability in business-oriented systems. EISA was formally announced in September , with the first compliant systems and cards appearing in 1989. Technically, EISA expands the ISA bus by adding a second row of pins for 32-bit data paths, enabling synchronous burst transfers up to 33 /s and 32-bit addressing for up to 4 of memory, features unavailable in standard ISA slots. It supports enhanced (DMA) with autoincrement addressing to avoid wraparound limitations, multiprocessor configurations, and configuration via slot-specific registers stored in for plug-and-play-like setup without software conflicts. Operating at a standardized 8.33 MHz clock (with support for up to 10 MHz), EISA cards feature a dual-layer connector that fits into ISA slots but extends functionality only in EISA-compatible motherboards. Despite initial adoption in high-end PCs and servers from the Gang of Nine members, EISA faced competition from faster standards like VESA Local Bus and , leading to its decline by the mid-1990s as processors outpaced its 8-10 MHz bandwidth. Its legacy endures in the emphasis on open standards and compatibility that shaped subsequent bus architectures.

Development

Background and Origins

The (ISA) bus originated with the (PC) introduced in 1981, featuring an 8-bit data path synchronized to the 4.77 MHz clock of the processor. This design facilitated modular expansion through add-in cards for peripherals like disk drives and printers, enabling the rapid proliferation of compatible clones by third-party manufacturers. By , upgraded the architecture in the PC/AT model with a 16-bit bus extension, operating at 6 MHz initially and later up to 8 MHz to support the processor's capabilities. However, the shift to higher clock speeds introduced compatibility challenges, as many existing 8-bit cards designed for 4.77 MHz operation exhibited unreliable performance or failures on faster buses without speed-switching mechanisms. In April 1987, IBM announced the (PS/2) line, which replaced the bus with the proprietary () in higher-end models equipped with the 80386 processor. offered improved 32-bit data transfer and but lacked with expansion cards, requiring users to replace existing peripherals. Moreover, imposed licensing requirements and per-unit royalties—up to 5% of revenue—for manufacturers to produce -compatible hardware, alongside restrictions that limited resellers' ability to distribute PS/2 systems freely, including warranty enforcement policies that penalized unauthorized sales. These measures alienated clone producers and value-added resellers, who faced higher costs and reduced flexibility compared to the open ecosystem. By , IBM's dominance in the market had eroded significantly, with its share declining from over 80% in the early to approximately 35-38% amid rising competition from low-cost ISA-based clones. The PS/2 initiative, intended to reclaim control through proprietary standards, instead intensified industry frustration over MCA's exclusivity and expenses, prompting calls for an open extension to the ISA bus that preserved compatibility while addressing performance limitations. This sentiment culminated in the formation of a known as the Gang of Nine to develop such a standard.

Formation of the Gang of Nine

In response to IBM's introduction of the proprietary () in 1987, which imposed licensing fees and restricted third-party development, an informal alliance known as the Gang of Nine was formed by nine leading PC clone manufacturers to create an open alternative bus standard. This consortium aimed to extend the existing 16-bit () to 32 bits while ensuring full with ISA peripherals, thereby preserving the open ecosystem that had driven the PC industry's growth. The group emphasized no licensing fees for the new standard, allowing broad adoption without financial barriers, and positioned it as a direct counter to MCA's closed nature. The members, selected for their collective dominance in the market, included as the leader, along with , , , , Seiko Epson Corporation, , Wyse Technology, and Zenith Data Systems. Together, these companies held over 33% of the global PC in 1987, providing the influence needed to drive rapid industry standardization without IBM's involvement. played a central coordinating role, initiating recruitment efforts in early 1988 and leading the technical design of the extension, drawing on its position as the largest PC clone maker at the time. Initial collaborative efforts began with private meetings among key participants starting in late 1987, evolving into structured discussions by January 1988 to define the bus specifications. These sessions focused on balancing performance enhancements for emerging 32-bit processors, such as the 80386, with the need for seamless integration into existing PC systems, ultimately deciding against developing an entirely new bus in favor of evolving to maintain market momentum. This strategic choice underscored the consortium's commitment to an accessible, royalty-free standard that could unify the clone industry against proprietary threats.

Announcement and Standardization

The Extended Industry Standard Architecture (EISA) was publicly announced on September 13, 1988, by the Gang of Nine—a consortium of nine major PC manufacturers including , , and —at a in . The group positioned EISA as an open, royalty-free standard intended to serve as a direct alternative to IBM's proprietary (MCA), allowing multiple vendors to implement the bus without licensing fees or restrictions. The standardization process began with collaborative development of EISA specifications by the Gang of Nine members throughout 1988, focusing on extending the existing bus while ensuring . Compaq led the effort by prototyping the first EISA motherboards, which demonstrated the feasibility of the design ahead of commercial availability. To promote consistent implementation across vendors, the consortium established the EISA Vendor Implementation Group, responsible for defining compliance testing procedures and verifying adherence to the standard. Key milestones in EISA's rollout included the release of Intel's 82350 EISA chipset in September 1989, which provided the core hardware support for the bus and enabled production systems. The initial specification supported 32-bit addressing, allowing access to up to 4 GB of memory, a significant expansion over the 16-bit ISA's limitations. Specific events highlighting EISA included public demonstrations at the trade show in November 1988, where Gang of Nine members showcased prototype hardware to developers and industry observers. A core emphasis of the announcement was EISA's software-configurable hardware, which used configuration files to simplify and reduce the need for manual settings on expansion cards.

Technical Specifications

Bus Architecture and Compatibility

The Extended Industry Standard Architecture (EISA) bus extends the original (ISA) by incorporating a 32-bit data path, enabling more efficient handling of larger data transfers compared to the 16-bit limitation of ISA. This design maintains a non-multiplexed structure with separate address and data lines, similar to ISA, to facilitate direct addressing without the need for . The bus operates at a standard clock speed of 8.33 MHz, derived from the system clock with a 50% , ensuring synchronization with processors like the 80386 or 80486. Physically, EISA employs a two-level edge connector consisting of a 98-pin ISA-compatible section for the upper rows (A-D) and an additional 100-pin for the lower rows (E-H), totaling 198 pins to support the extended 32-bit signals, including 16 additional lines (D[31:16]) and 23 lines (LA[31:2]). This configuration allows EISA slots to physically accommodate shorter 8-bit and 16-bit ISA cards, which insert into the upper pins without engaging the lower , ensuring full without requiring adapters. EISA slots are designed to support up to 15 expansion slots in a , though practical implementations often limit this to 8 due to constraints, with slot-specific signals like MREQx* and MAKx* for . To prevent misalignment, EISA connectors include a key mechanism that blocks improper insertion of non-compatible cards. In terms of addressing, EISA provides a full 32-bit addressing capability, supporting up to 4 GB of addressable space as defined by the 80386 architecture, with byte enables (BE*[3:0]) for precise data handling. This extends 's 24-bit addressing limit, allowing contiguous mapping from 0 KB to 640 KB, 1 MB to 16 MB, and extended regions above 1 GB, while preserving 16-bit I/O addressing for legacy compatibility. The separate address lines (A[31:0]) and data lines (SD[31:0]) enhance efficiency by enabling simultaneous operations, with EISA cycles transparently translated for devices via bus bridges. EISA slots accommodate full-length cards up to approximately 13.5 inches (342 mm), slightly longer than the standard 13.25-inch (337 mm) length of full-length 16-bit cards, to fully engage the extended connector.

Key Features and Improvements

One of the primary innovations in Extended Industry Standard Architecture (EISA) is its support for , which enables peripheral devices to directly control the bus without constant intervention from the host CPU, thereby enhancing multitasking capabilities in systems with multiple active components. This feature allows for multiple bus masters, such as I/O processors or compatible 16-bit devices, to operate independently using dedicated EISA control signals. is managed centrally through request signals (e.g., MREQx*) and grant signals (e.g., MAKx*), ensuring fair access and supporting preemption mechanisms to prevent any single master from monopolizing the bus. EISA introduces advanced resource through software-based mechanisms, eliminating the need for manual hardware adjustments like jumpers or switches that were common in earlier architectures. is handled via a utility that reads compressed data from stored in , allowing dynamic allocation of system resources such as I/O address ranges and interrupts on a slot-specific basis. This system supports interrupt sharing using level-triggered interrupts, enabling multiple devices to share the same interrupt line efficiently. Central to this process is the EISA Manager (ECM), a standardized software that automates the setup of EISA boards and the overall system by utilizing configuration files (CFG) and ROM routines. Further improvements in EISA include DMA enhancements that extend beyond ISA limitations by providing 32-bit DMA channels capable of handling 8-, 16-, or 32-bit data transfers with extended addressing modes. These channels support various transfer modes, including single, block, and demand, with the DMA controller operating in a master condition to facilitate and data movement. A notable addition is burst mode (Type C cycles), which allows for continuous, high-efficiency transfers by maintaining bus control during sequences of operations. EISA also incorporates parity checking on its data lines to detect transmission errors, improving overall in bus operations. Upon detecting a parity error, the system generates a (NMI) or sets status bits (e.g., IOCHKERR) for error handling. These features collectively maintain with ISA peripherals as a core design principle, ensuring seamless integration in existing PC environments.

Performance and Limitations

The Extended Industry Standard Architecture (EISA) bus operates at a clock speed of 8.33 MHz with a 32-bit width, yielding a theoretical maximum of 33 /s in burst mode. However, practical sustained throughput is typically around 20 /s, reduced by protocol overhead, memory refresh cycles, and other bus activities. In comparison, the original ISA bus achieves a theoretical maximum of 16 /s for its 16-bit , with practical rates often limited to 8 /s or less due to similar constraints. A key performance limitation of EISA stems from its dependence on the ISA-compatible of 8.33 MHz, which creates significant bottlenecks for high-speed peripherals and prevents the bus from scaling with faster processors. Unlike later architectures, EISA lacks an independent clock for its 32-bit segments, tying expansion capabilities to the slower legacy timing and restricting overall system throughput. Bus mastering features help mitigate this somewhat by allowing without CPU intervention, enabling higher effective speeds for compatible devices in short bursts. EISA supports up to 15 expansion slots while maintaining the 5 V voltage standard of ISA, facilitating compatibility but introducing scalability challenges in densely populated configurations where power distribution can become uneven and strain supplies. Additionally, bus arbitration introduces latency of up to 8 microseconds for EISA masters or 2.5 microseconds for DMA operations, further impacting real-world performance during contention.

Adoption and Legacy

Initial Industry Acceptance

The initial implementation of Extended Industry Standard Architecture (EISA) came with the release of the SystemPro in November 1989, which served as a flagship EISA-based server designed for multi-user and networking environments. This system leveraged Intel's 82350 EISA chipset, announced in September 1988 and made available in the latter half of 1989, which provided the core components necessary for manufacturers to produce EISA-compatible hardware at scale. The SystemPro's introduction marked the practical debut of EISA following its 1988 announcement, enabling 32-bit expansion while preserving compatibility with existing ISA peripherals. Vendor support for EISA grew rapidly among the Gang of Nine members, with , (HP), and leading early production efforts. By 1990, these and other affiliates had released several EISA-compatible motherboards, reflecting the consortium's commitment to an open licensing model that encouraged broad participation without proprietary restrictions. This uptake facilitated the integration of EISA into high-end desktops and entry-level servers, particularly for demanding applications such as local area networking. Market reception in the 1989-1991 period was generally positive, with industry observers praising EISA for its status as an that avoided the licensing fees associated with IBM's competing while maintaining full with ISA cards. By 1990, peripheral vendors had begun releasing EISA-specific add-in cards, including SCSI controllers for storage expansion and Ethernet adapters for network connectivity, which further bolstered its appeal in professional settings.

Market Impact and Competitors

The introduction of Extended Industry Standard Architecture (EISA) significantly democratized access to 32-bit expansion capabilities in personal computers, enabling clone manufacturers to compete more effectively against by offering advanced bus features without the constraints of proprietary licensing. Developed as an by a including , this approach allowed vendors to rapidly prototype and release systems with enhanced multitasking and memory addressing, ultimately boosting the overall of non- PCs in the late and early . EISA's open specification proved particularly advantageous in the server market, where companies like and adopted it for affordable, high-bandwidth systems tailored to corporate needs that exceeded consumer desktop requirements, avoiding the higher costs associated with IBM's (). By permitting backward compatibility with existing 8-bit and 16-bit peripherals, EISA extended the viability of the ISA ecosystem into the early 1990s, preserving investments in legacy hardware while facilitating upgrades. This emphasis on interoperability reinforced the philosophy of open standards in PC hardware design, influencing future architectures by prioritizing vendor collaboration over proprietary control. In direct comparison, EISA offered a cost-effective alternative to , which required licensing fees and lacked compatibility with cards, limiting its appeal despite advantages like burst-mode data transfers reaching up to 10 /s and for multiple processors. EISA's bus speed of 8.33 MHz provided solid 32-bit for the era, though slightly below MCA's 10 MHz, but its open development process spurred a wider array of bus-master expansion boards—over 25 announced by early —compared to MCA's slower third-party ecosystem growth. MCA's limited amid customer resistance and compatibility issues underscored EISA's role in maintaining industry momentum for clones. EISA also competed with the VESA Local Bus (VL-Bus), launched in 1992 as a low-cost extension for acceleration on ISA-based systems, which delivered higher speeds for video applications but suffered from instability, frequent crashes, and dependency on the slower ISA backbone, rendering it short-lived and less versatile for general expansion. While VL-Bus targeted budget graphics markets with 32-bit throughput, EISA's broader compatibility and focus positioned it better for sustained use until emerging standards overtook both.

Decline and Successors

The introduction of the bus by in 1992 marked the beginning of EISA's decline, as PCI provided significantly higher bandwidth of up to 133 MB/s at 33 MHz, along with built-in Plug-and-Play capabilities and improved scalability for multiple devices. EISA's 8.33 MHz clock speed and maximum throughput of about 33 MB/s proved inadequate for emerging high-performance applications, such as graphics and networking, while interim solutions like the VESA Local Bus highlighted EISA's inherent speed limitations without offering a long-term path forward. EISA reached its peak adoption in mid-1990s server systems, where its support for and multi-CPU configurations found use in environments, but by the late 1990s, PCI motherboards had largely supplanted it in new designs. Phased out from mainstream consumer and general-purpose PCs around 1996, EISA persisted in niche industrial and embedded applications into the early 2000s due to legacy hardware investments. PCI emerged as the direct successor to EISA, rapidly dominating the expansion bus market through Intel's promotion and partnerships with major vendors like and . EISA's emphasis on standardized configuration mechanisms influenced later standards, notably the Advanced Configuration and Power Interface (), which built upon EISA's device enumeration and resource allocation approaches to enable OS-managed hardware setup across PCI and other buses. This legacy helped maintain backward compatibility during the transition to modern architectures, allowing gradual migration from older PC systems.

References

  1. [1]
    EISA Specification 3.1 - The OS/2 Museum
    Jun 9, 2021 · The reality is/was that there wasn't an “ISA specification”. The Gang of Nine decided to standardize the behavior, and most importantly, the ...Missing: Extended | Show results with:Extended
  2. [2]
  3. [3]
    9 CLONEMAKERS UNITE TO TAKE ON THE INDUSTRY GIANT
    Nov 20, 1988 · The result, as proposed by the Gang of Nine, is a different standard, called the Extended Industry Standard Architecture. Though providing the ...
  4. [4]
    EISA - Extended Industry Standard Architecture - Webopedia
    Sep 1, 1996 · EISA buses are 32 bits wide and support multiprocessing. The EISA bus was designed by nine IBM competitors (sometimes called the Gang of Nine): ...
  5. [5]
    [PDF] EISA SPECIFICATION - Bitsavers.org
    1.1 Compatibility with ISA. 1.2 Memory Capacity. 1.3 Synchronous Data Transfer Protocol. 1.4 Enhanced D MA Functions. 1.4.1 32-bit Address Support for DMA ...
  6. [6]
    Extended Industry Standard Architecture - Glossary - DevX
    Oct 19, 2023 · Extended Industry Standard Architecture (EISA) is a computer bus architecture developed in the late 1980s as an enhancement to the Industry Standard ...Definition of Extended Industry... · Explanation · Extended Industry Standard...
  7. [7]
  8. [8]
    The IBM PC
    Mark Dean and Dennis Moeller created the ISA bus that allowed the disk drives and printer to communicate with the PC. H. L. “Sparky” Sparks handled ...Missing: compatibility | Show results with:compatibility
  9. [9]
    Chapter 39. From ISA to PCI Express
    Bus. Description. PC-XT from 1981. Synchronous 8-bit bus which followed the CPU clock frequency of 4.77 or 6 MHz. Band 170: 4-6 MB/sec. ISA (PC-AT) from 1984.Missing: issues | Show results with:issues
  10. [10]
    You Got Something On Your Processor Bus: The Joys Of Hacking ...
    Jan 6, 2021 · For truly wide compatibility, one could design an 8-bit card that can work with a bus speed from anywhere from 4.77 to 20 MHz. Going ...
  11. [11]
    IBM's New Flavor | The Digital Antiquarian
    Aug 19, 2016 · This shot of an EISA card illustrates the unique two-layer connection devised by the Gang of Nine to extend the old ISA standard without ...
  12. [12]
    IBM PS/2 Model 30 286 - Computers of Significant History - Userlandia
    Nov 15, 2023 · The main impediment was royalty fees. Building MCA machines required a license from IBM plus a royalty of up to five percent of your revenue ...
  13. [13]
    The PC Future That Briefly Was: IBM PS/2 and OS/2 - RS Online
    Aug 4, 2022 · The MCA bus never truly gained a foothold due to its licensing model, which was clearly IBM's response to all the clones which competed with ...
  14. [14]
    The Rise and Fall of the IBM PC - Retro Tech Reads
    Nov 9, 2021 · IBM was correct in diagnosing the problem with the ISA bus, with new faster processors like the 386 and its 32 bit architecture, a new bus ...Missing: evolution | Show results with:evolution
  15. [15]
    IBM empire strikes back at clonemakers with bold machines
    Apr 6, 1987 · ... IBM's declining share of the $22 billion personal computer market. In 1985, IBM held about 42.7 percent of the market. That slipped to 35 ...
  16. [16]
    Computer 'Gangs' Stake Out Turf - The New York Times
    Dec 13, 1988 · Gang of Nine MEMBERSFounded by Compaq, AST Research, Epson America, Hewlett-Packard, NEC, Olivetti, Tandy, Wyse Technology, Zenith Data Systems.
  17. [17]
    PC Buses - DOS Days
    EISA. After PC-compatibles started arriving on the scene, in 1987 a group of nine competing PC manufacturers called the "Gang of Nine" designed a new 32-bit ...
  18. [18]
    Compaq Computer Corporation, Part II - Abort, Retry, Fail
    Aug 14, 2024 · Following HP, Compaq managed to bring AST, Epson, NEC, Olivetti, Tandy, Wyse, and Zenith into the Gang of Nine. This new bus was called the ...Missing: formation | Show results with:formation
  19. [19]
    Rivals Set Challenge To I.B.M. - The New York Times
    Sep 14, 1988 · ... Extended Industry Standard Architecture, or EISA, none said they expected it to be available any sooner than a year from now. The effect of ...
  20. [20]
    The Man Who Beat IBM - Every
    Jun 16, 2025 · Rod Canion of Compaq beat IBM by creating an open standard, emphasizing backward compatibility, and leading the "Gang of Nine" to challenge IBM ...
  21. [21]
    PERSONAL COMPUTERS; 'Clone Wars' Erupt Again As 9 Chiefs ...
    Sep 20, 1988 · They called their system the Extended Industry Standard Architecture, and they said it would do everything the Micro Channel does. The big ...
  22. [22]
    Intel 82350 EISA chip family - 102652375 - Computer History Museum
    Intel Corporation's 82350 Extended Industry Standard Architecture (EISA) family is the industry's first set of devices to implement the new 32-bit EISA bus.
  23. [23]
    Intel 350 (EISA Chip Set + I/O) - The Retro Web
    Jan 21, 2024 · Release date. 10 July 1989. act Actions. Encyclopedia link · See all ... Intel 82350 Chipset Highlights (short) Date unknown but early. Logs.
  24. [24]
    [PDF] IBM, EISA Group Clash - Infania Networks
    See IBM, Page 85. Compaq's Rod Canion (left) squared off against IBM's Bill Lowe in the EISA/MCA battle for the loyalty of developers and users.
  25. [25]
    [PDF] EP 0 426 184 A2 - Bitsavers.org
    EISA systems maintain full compatibility with the existing industry standard ... On the EISA synchronous bus, control signals, address lines and data bus use a ...
  26. [26]
    [PDF] EISA System Architecture - ece.ufrgs
    EISA-based systems support intelligent EISA bus master cards, providing data rates up to 33 megabytes/second using EISA burst bus cycles. A bus master card ...
  27. [27]
    What Is EISA (Extended Industry Standard Architecture)?
    Dec 9, 2023 · The EISA bus provided 32-bit slots at an 8.33 MHz cycle rate for use with 386DX or higher processors. EISA can also accommodate a 16-bit ISA ( ...Missing: specifications | Show results with:specifications
  28. [28]
    Virtual memory mapped network interface for the SHRIMP ...
    The EISA bus on the receiver's side, with a peak burst-mode bandwidth of 33 Mbytes/second [3], is the bottleneck that limits communication bandwidth. All.
  29. [29]
  30. [30]
    Types of I/O Buses - anwar bari.com
    The EISA bus was essentially a 32-bit version of ISA. Unlike the MCA bus from IBM, you could still use older 8-bit or 16-bit ISA cards in 32-bit EISA slots, ...
  31. [31]
    [PDF] EISA System Architecture - ece.ufrgs
    Data Bus Extension. The EISA specification extends the width of the data bus by adding two addi- tional data paths consisting of SD[23:16] and D[31:24] ...
  32. [32]
    Compaq introduces new products - UPI Archives
    Nov 6, 1989 · Both the Systempro and Deskpro 486/25 are Compaq's first to incorporate extended industry standard architecture, or EISA. 'The new Compaq ...Missing: adoption | Show results with:adoption
  33. [33]
    [PDF] Date Product Name Description Product Type 01/01/69 3101 first ...
    Jan 1, 1973 · Intel's original 82350 EISA chip set, which only had the 82357, 82358 and. 82352. Chip set. 04/22/91. Intel486(TM) SX microprocessor. Entry ...<|separator|>
  34. [34]
    PC Expansion Slot History: When the Clone-Makers Fought Back
    Oct 26, 2022 · In the book, he described the launch of the Extended Industry Standard Architecture (EISA), noting that the design avoided harming the existing ...
  35. [35]
    Typical PCs in 1991 - DOS Days
    1990 · DOS Games in 1991 · Hardware Index · 1992. Typical PCs Each Year. CPUs ... Motherboards. The EISA bus was the premium option in 1991, and a good number ...
  36. [36]
    ISA vs EISA vs VLB - The Silicon Underground
    Oct 4, 2021 · While IBM didn't define the speed of its PC bus, the Gang of Nine standardized ISA at a speed of 8.33 megahertz. You could run the computer CPU ...<|control11|><|separator|>
  37. [37]
    Compaq Computer Corporation - Texas State Historical Association
    Sep 13, 2007 · It rapidly funded the prototype EISA Bus (Extended Industry Standard Architecture) and opened the engineering specs to any and all users. A ...<|separator|>
  38. [38]
    [PDF] EDP: Choices in Personal Computer Technology - eGrove
    however, the Extended Standard Industry Architecture has not gained a significant share of the market place, the installed base of EISA machines numbering ...Missing: "historical | Show results with:"historical
  39. [39]
    Intel's PCI History: the Sneaky Standard - IEEE Spectrum
    May 18, 2024 · The ISA expansion card slot, which had become a de facto standard in the 1980s, had given the IBM PC clone market something to build against ...
  40. [40]
    [PDF] EISA - Ardent Tool of Capitalism
    After three years, there are only 30 bus- master MCA boards available. Already, 25 bus-master EISA boards have been announced for first-quarter shipment. 3 ...<|control11|><|separator|>
  41. [41]
    The graphics bus wars - Jon Peddie Research
    Mar 25, 2025 · IBM introduced the ISA bus in 1981, which evolved into the AT bus with 16-bit support. Competing bus standards, including MCA, EISA, and ...
  42. [42]
    Explore Intel’s history
    ### Summary of PCI Bus Introduction and Relation to EISA/ISA in the 1990s
  43. [43]
    [PDF] Advanced Configuration and Power Interface (ACPI) Specification
    Aug 29, 2022 · ... EISA ID String To Integer Conversion Macro ... influence power management policy. • Implement driver support for ACPI-defined devices ...