Fact-checked by Grok 2 weeks ago

TO-3

The TO-3 is a standardized through-hole metal can package used primarily for high-power devices, such as transistors, transistors, voltage regulators, and silicon-controlled rectifiers (SCRs), offering robust sealing and excellent thermal performance for demanding applications. Introduced in the mid-20th century as part of the Joint Electron Device Engineering Council () transistor outline standards, the TO-3 package—now officially designated as TO-204AA—features a cylindrical aluminum or body with a flat, diamond-shaped base containing two mounting holes for to heatsinks using 6-32 screws. The construction, achieved through glass-to-metal seals on the pins, protects internal components from environmental contaminants, making it suitable for , , and uses where reliability under extreme conditions is critical. Typical dimensions include a body height of about 6.5 mm (excluding pins), a width of 25.4 mm, and pins with a 1.02 mm (0.040 inch) diameter spaced 10.92 mm apart, enabling power dissipation ratings from 25 W to over 200 W depending on the heatsink and operating conditions. Variants of the TO-3 include standard two-lead and four-lead configurations, as well as low-profile options for space-constrained designs, with the case often serving as a collector or common terminal to minimize lead inductance. Mounting requires careful attention to heatsink flatness (maximum 0.004 inch per inch) and torque (typically 6-8 inch-pounds) to ensure low thermal resistance, often below 1°C/W with thermal grease or mica insulators. While still used in high-reliability and audiophile applications, the TO-3 has largely been supplanted in modern consumer electronics by plastic packages like TO-220 due to easier manufacturing and lower cost, though its superior heat handling keeps it relevant for power circuits exceeding 50 W.

Overview

Definition and Purpose

The TO-3 is a designation for a standardized metal within the Outline (TO) series, standardized by to enclose power transistors, silicon-controlled rectifiers (SCRs), and similar high-power semiconductors in a metal can. This package features a crimped metal over a base plate, with glass-to-metal seals for the leads, ensuring a robust that protects the internal die from external elements. The primary purpose of the TO-3 package is to deliver mechanical durability, superior thermal management through its flat metal base designed for direct attachment, and dependable electrical connectivity for components handling elevated currents and voltages in demanding applications. It supports power dissipation levels up to 200 or higher when properly mounted with thermal interface materials and heat sinks, making it ideal for scenarios where efficient heat removal is critical to prevent device failure. Unlike non-hermetic alternatives, the TO-3's sealing safeguards against , gases, and contaminants, enhancing long-term reliability in harsh operating conditions. Originating in the mid-20th century and formalized as a standard in the 1960s, the TO-3 became a foundational package for and , where its rugged met requirements for high-reliability environments.

History and Development

The TO-3 package emerged in the mid-1950s as a response to the need for robust encapsulation of high-power transistors, with the design originating around 1955 at under the leadership of Dr. Virgil E. Bottom. Initially developed by leading semiconductor manufacturers including , , Sylvania, and Clevite, several companies introduced commercial versions in 1956. By mid-1956, had produced early commercial TO-3 devices, such as the 2N250 and 2N251 power transistors, which were rated for 25 watts of dissipation and represented a shift toward standardized metal-can for improved thermal management and mechanical durability. The Joint Electron Device Engineering Council (JEDEC), established in 1958 to standardize solid-state devices following the transition from vacuum tubes, formalized the TO series outlines—including TO-3—in the early to address interoperability issues amid surging demand for reliable high-power components in military, aerospace, and emerging audio applications during the . This standardization effort was driven by defense needs for hermetic, rugged packaging capable of withstanding harsh environments, with JEDEC's Semiconductor Section growing to represent over 90% of U.S. industry production by 1961. Manufacturers like and contributed significantly to refining the design, incorporating features for better sealing and heat dissipation to meet these rigorous requirements. A pivotal milestone occurred in the early 1960s when introduced the NPN power transistor in the TO-3 package, one of the first high-volume devices to leverage the format's capabilities for general-purpose and switching, enabling broader adoption beyond germanium-based predecessors. Early development faced challenges from manufacturer-specific variations in lead spacing, case heights, and edge profiles, which complicated automated assembly and compatibility; JEDEC's strict outline specifications, established by the mid-1960s, resolved these inconsistencies to promote uniform production and reliability across the industry.

Physical Construction

Materials and Design Features

The TO-3 package employs a flat mounting primarily constructed from or cold rolled , such as AISI 1010, to enable effective sinking in high-power applications. This base material is typically nickel-plated to provide resistance and improve . The leads utilize (ASTM-F15 alloy) for matched glass-to-metal seals or Alloy 52 (ASTM-F30) for compression seals, ensuring compatibility with the enclosure. The header, often made from or similar alloys, forms the core of the structure, while glass-to-metal seals isolate the internal components from external contaminants. Key design features include a large cylindrical metal can sealed with a welded or lid to maintain internal integrity. The package typically incorporates two or three protruding leads, with the case often serving as the collector or emitter in transistor configurations (detailed further in lead configurations). Internally, the die is attached using or to enhance resistance to vibration and mechanical stress. The multi-piece , including a base to frame in some variants, supports robust assembly for demanding environments. Unique aspects of the TO-3 design include clearance mounting holes in the base flange, sized for 6-32 screws, allowing to heatsinks for stable thermal management. Its hermetic sealing, achieved through glass-to-metal bonds with near-zero permeability, is rated for operation in or high-pressure environments, protecting against and gases. The manufacturing process for TO-3 packages involves stamping the metal base and components from sheet materials, followed by with or other finishes to ensure durability. Assembly proceeds with glass-to-metal sealing and lid attachment via or under controlled atmospheres to prevent oxidation and achieve MIL-spec reliability. This controlled environment production, often ISO 9001 compliant, guarantees performance with leak rates as low as 1 × 10^{-3} ·cm³/s.

Dimensions and Lead Configurations

The TO-3 package, standardized under outline TO-204-AA, features a cylindrical metal can with a of 11.00–13.10 , providing a compact for high-power components while allowing effective heat dissipation through the base flange. The base flange has a width ranging from 19.05 to 19.18 , with two mounting holes spaced 30.15 apart (center-to-center) to facilitate secure attachment to heatsinks using standard 6-32 screws. The height of the can itself measures approximately 11.7 , excluding the protruding leads, resulting in an overall package height that can exceed 38 when including minimum lead extensions. Lead configurations in the TO-3 package vary based on the device type, with the most common setups being two-lead variants for diodes or silicon-controlled rectifiers (SCRs), where leads serve as and , and three-lead configurations for transistors (BJTs), typically designated as /gate, collector, and emitter. Less common are multi-lead versions, such as eight-lead or fifteen-lead arrangements used for certain integrated circuits or power modules, which expand the pin circle while maintaining the flange-mounted design. Leads are solid, with diameters of 0.97–1.09 mm (0.038–0.043 inches) in the standard configuration (thicker leads up to 1.52 mm in variants like TO-204-AE), and a minimum length of 12.7 mm to ensure compatibility with standard and mounting processes. Dimensional tolerances are tightly controlled to ±0.25 mm on critical features like base width and mounting hole spacing, ensuring interchangeability across manufacturers and optimal alignment during assembly. The base flange flatness is specified to less than 0.1 mm to promote uniform contact with heatsinks, minimizing thermal resistance. In the standard three-lead configuration, pins are arranged in a triangular , positioned approximately 120° apart relative to the base centerline, which aids in automated handling and prevents incorrect orientation during insertion.
Key DimensionSpecification (mm)Tolerance
Can Diameter11.00–13.10±1.05
Base Width19.05–19.18±0.13
Can Height11.00–13.10±1.05
Mounting Hole Spacing30.15±0.25
Lead Diameter0.97–1.09±0.03
Lead Length (min)12.70N/A
Base Flatness<0.10Max deviation

Electrical and Thermal Properties

Power Handling and Dissipation

The TO-3 package is designed for effective thermal management in high-power applications, with a low junction-to-case thermal resistance () typically ranging from 0.8 to 1.5 °C/W, enabling efficient heat transfer from the semiconductor die to the metal case. Without a heatsink, the case-to-ambient thermal resistance is approximately 40-45 °C/W, limiting safe operation to low power levels, such as around 2.5 W at 25 °C ambient temperature. With proper heatsink mounting, this resistance can be reduced to less than 1 °C/W, significantly enhancing dissipation capabilities. Power dissipation ratings for TO-3 packaged devices vary by specific component but can reach up to 200 W continuous at a 25 °C case temperature for high-power transistors, such as certain NPN types used in audio and linear amplification. Above 25 °C, derating applies, typically at a rate of 1.0-1.4 W/°C to prevent junction overheating, ensuring reliable operation under varying thermal loads. The maximum allowable power dissipation is calculated using the formula: P_{\max} = \frac{T_{j\max} - T_c}{R_{\theta JC}} where T_{j\max} is the maximum junction temperature (usually 150-200 °C, depending on the device), T_c is the case temperature, and R_{\theta JC} is the junction-to-case thermal resistance. This equation provides the fundamental limit for safe operation, assuming ideal heat sinking conditions. Effective heat sinking is essential for realizing the TO-3 package's full potential, typically involving the application of thermal grease to fill microscopic air gaps between the case and heatsink, combined with mica insulators for electrical isolation while maintaining low thermal impedance (around 0.5 °C/W additional resistance). Factors such as airflow over the heatsink and operating altitude influence overall dissipation, with reduced air density at higher altitudes increasing thermal resistance by up to 20-30% compared to sea level, necessitating larger heatsinks or forced convection in such environments.

Pinouts and Electrical Ratings

The TO-3 package employs a three-terminal configuration consisting of two protruding leads and the metal case serving as the third terminal. For NPN bipolar junction transistors housed in this package, the standard pinout—when viewed with the flat mounting surface facing the observer and the leads pointing downward—assigns the left lead as the base (pin 1), the case as the collector (pin 2), and the right lead as the emitter (pin 3). This convention facilitates consistent handling and circuit integration for power amplification and switching applications. In PNP transistors, the pinout reverses the base and emitter assignments relative to the NPN standard, with the case remaining the collector. For silicon-controlled rectifiers (SCRs) in TO-3 packages, the configuration typically designates the case as the anode, the left lead as the cathode (pin 1), and the right lead as the gate (pin 3), enabling controlled high-power rectification. These pin arrangements adhere to industry conventions outlined in device datasheets, though specific implementations may vary slightly by manufacturer. Electrical ratings for TO-3 packaged devices emphasize high-power handling, with typical collector-emitter breakdown voltage (VCEO) spanning 40 V to 1000 V to accommodate diverse voltage environments, collector current (IC) reaching up to 25 A for sustained operation, and DC current gain (hFE) ranging from 20 to 100 based on current levels and device design. For instance, the 2N3055 NPN transistor exemplifies these parameters with a VCEO of 60 V, IC of 15 A, and hFE of 20–70 at 4 A collector current. Higher-voltage variants, such as those used in switching supplies, extend VCEO toward 1000 V while maintaining IC around 20 A, though with potentially lower hFE to prioritize ruggedness. The leads in TO-3 packages are insulated from the case via or seals, ensuring electrical separation except in configurations where the case electrically connects to a like ; this insulation supports device-specific voltage limits between leads and case, often aligned with ratings exceeding 500 V. Compliance with MIL-STD-750 standards governs electrical characterization, including tests for voltages, gains, and switching parameters (e.g., Methods 3001.1, 3011.2, and 3472.2), to verify uniformity across devices.

TO-204 and TO-204AA

The TO-204 is the JEDEC designation for a flange-mounted header family of transistor outlines, serving as the formal standardization of the TO-3 package for high-power semiconductors. Developed to provide a robust mounting for devices requiring effective heat dissipation, it features a metal flange for attachment to heatsinks and eyelet holes for secure fastening. The TO-204AA variant specifically conforms to the TO-3 dimensions, with a nominal diameter of 19 mm (0.750 inches) and three leads spaced 10.92 mm (0.430 inches) apart, utilizing a metal can construction for durability and thermal conductivity. Variants of the TO-204AA include two-lead and four-lead configurations, as well as low-profile options for space-constrained designs, with the case often serving as a collector or common terminal to minimize lead inductance. Unlike earlier informal designations, it standardizes lead thickness at approximately 1.0 mm and ensures with the original TO-3 footprint for seamless replacement in legacy designs. The hermetic construction, achieved through glass-to-metal seals on the pins, protects internal components from environmental contaminants. Compared to the original TO-3 specifications detailed in the Dimensions and Lead Configurations section, the TO-204AA maintains identical overall outline but introduces refined tolerances for lead diameter and flange flatness to improve consistency. Its junction-to-case (RθJC) is typically 1-2 °C/, enabling reliable operation in power applications up to 150 , though it exhibits higher than optimized metal-can designs without additional (around 1.52 °C/ maximum in representative devices). This makes it suitable for like power amplifiers and voltage regulators where moderate demands prevail. Adopted widely from the late through the following JEDEC's renumbering of pre-existing outlines, the TO-204AA saw extensive use in industrial and consumer power supplies due to its proven reliability and ease of heatsinking. Production continues today primarily for legacy systems and military-grade components, ensuring availability for repairs and upgrades in established equipment.

TO-41 and Smaller Variants

The TO-41 is a metal can package in the diamond base family, featuring a 0.430-inch pin circle for 3-lead configurations in medium-power transistors. This design maintains the sealing principles of similar outlines like the TO-3 while providing a distinct pin arrangement. Smaller variants, such as the TO-5 and TO-39, further evolve these principles for even more compact needs. The , with an 8mm diameter and up to 8 pins, was commonly used for integrated circuits and small-signal transistors in through-hole assemblies. The TO-39, a 3-lead metal can package equivalent to the TO-205 outline and measuring approximately 8-9.4mm in diameter, provided similar protection for components in constrained designs. Both retain metal construction for and durability but prioritize over high-power capacity. Design adaptations in these packages emphasize reduced base dimensions and lead spacing compared to the TO-3, preserving and environmental resistance through welded metal lids. Typical without a heatsink ranges from 0.5W to 2W, scaling down from larger TO-3 capabilities to match their intended low-to-medium power roles. These variants gained popularity in the for portable radios, test instruments, and early , where their robust metal enclosures protected against moisture and vibration in battery-powered devices. By the post-1990s era, adoption declined with the industry shift toward surface-mount devices (SMD) for higher density and automated assembly.

Standards and Manufacturing

JEDEC and International Standards

The TO-3 package is defined and maintained as a registered outline within Publication 95 (JEP95), which establishes the mechanical specifications for transistor outlines, including TO-3 as a hermetic metal-can package suitable for power devices. This standard, originating from 's efforts to standardize semiconductor packaging in the mid-20th century, incorporates references to thermal characterization and environmental reliability testing methods detailed in the JESD22 series, such as those for temperature cycling (JESD22-A104) and (JESD22-A108). As of 2025, JEP95 continues to be updated periodically by , with the latest revisions incorporating environmental compliance without altering TO-3 dimensions. Internationally, the TO-3 package aligns with the general in IEC 60191-4 for cylindrical (CY) through-hole packages, ensuring , though specific dimensions follow outlines. This IEC standard ensures global in package forms, complementing outlines by focusing on systematic and form for through-hole and surface-mount devices. Furthermore, TO-3 manufacturing processes adhere to ISO 9001 systems, which promote consistent in production through standardized procedures for , testing, and documentation. Certification for TO-3 packages emphasizes sealing, requiring a fine leak rate of less than 1 × 10^{-9} atm-cc/sec under standard conditions to prevent moisture ingress and ensure long-term reliability, as specified in Method 1014. testing (Method 2007) simulates operational stresses up to 2000 Hz with 20 g , while shock testing (Method 2002) verifies endurance against 1500 g impacts, both critical for and applications. These processes confirm compliance with and international benchmarks for environmental robustness. The TO-3 standard has seen minor revisions in JEP95 during the and early to support lead-free plating on leads and bases, aligning with emerging environmental regulations like RoHS precursors, though no substantive structural changes have occurred since 2000 given the package's established maturity and declining adoption in new designs.

National and Regional Variations

In the , the TO-3 package is governed by military specifications under MIL-PRF-19500, which establishes performance requirements for devices including qualified TO-3 (often designated as TO-204AA) components used in high-reliability applications. This standard defines three levels of product assurance—JAN, JANTX, and JANTXV—with S-level screening providing enhanced tolerance and reliability testing for and critical systems. In , national standards such as the BS EN 60191 series (adopting IEC 60191) provide specifications for outlines that align closely with the TO-3 baseline but incorporate region-specific requirements, including tighter tolerances for lead plating to ensure compatibility with European manufacturing processes and environmental conditions. These adaptations emphasize mechanical standardization for discrete devices, facilitating interchangeability while addressing local regulatory needs for plating materials like tin-lead or to prevent in humid climates. In , national standards for packaging align with norms, adapting TO-3 designs using local materials for domestic production; for example, Japan's JIS standards for devices (e.g., JIS C 5470 series for outlines) provide equivalents mirroring dimensions for discrete semiconductors in high-volume applications. Minor compatibility challenges between imperial () and metric-based national standards, such as variations in lead spacing and body tolerances, were largely addressed through efforts in the , promoting global adoption of the TO-3 outline with negligible interoperability issues today.

Applications and Usage

Typical Electronic Applications

The TO-3 package finds extensive use in power amplification circuits, particularly in the output stages of audio amplifiers for systems rated at 100W or higher, leveraging its metal construction for superior thermal dissipation and high linearity under demanding loads. In switching and applications, TO-3 packages house voltage regulators capable of delivering up to 3A for stable in various circuits, as seen in devices like the LM323 series designed for low thermal resistance and reliable performance. They are also integral to motor drivers and DC-DC converters in systems, where transistors in this package handle high currents, such as up to 15 A for devices like the , to manage inductive loads and efficient power conversion. These roles benefit from the package's ability to dissipate significant heat, with power limits outlined in the Power Handling and Dissipation section. The sealing of the TO-3 package makes it suitable for high-reliability sectors, including power supplies that require robust protection against environmental stressors like and temperature extremes. Similarly, it supports radar systems by ensuring long-term stability in demanding operational conditions. Installation of TO-3 components typically involves mounting on large heatsinks with isolation washers or to provide electrical while optimizing heat transfer, a practice prevalent in through-hole designs spanning the to . This approach prevents short-circuiting between the case (often the collector) and the heatsink, ensuring safe operation in high-power setups.

Notable Components and Devices

The is an iconic NPN silicon transistor housed in the TO-3 package, designed for general-purpose switching and applications with a maximum collector-emitter voltage of 60 V and continuous collector current of 15 A. Introduced in the early 1960s by RCA using a hometaxial power transistor process, it became a staple in high-power audio amplifiers, motor drives, and linear power supplies due to its robust thermal performance and reliability. Its complementary PNP counterpart, the MJ2955, shares the same TO-3 package and electrical ratings, enabling push-pull configurations in power output stages. The LM195 represents another notable device in the TO-3 package: an ultra-reliable with integrated protections, capable of delivering load currents exceeding 1 A at up to 40 V while featuring internal thermal shutdown, , and safe-area protection for enhanced durability in harsh environments. Developed by (now part of ), it is particularly valued in and applications where failure rates must be minimized. As of 2025, the and MJ2955 remain in active production and widely available from manufacturers including ON Semiconductor, underscoring the enduring legacy of the TO-3 package for high-reliability power semiconductors.

Modern Status and Alternatives

Reasons for Decline

The rise of surface-mount device (SMD) packages, such as the , during the 1990s significantly contributed to the decline of the TO-3 package by enabling automated assembly processes and allowing for much smaller footprints on , with SMT adoption reaching 45% of U.S. production by 1992. This shift addressed the labor-intensive manual assembly required for through-hole packages like the TO-3, which involved drilling holes and leads, making it incompatible with high-volume, automated manufacturing lines that became standard in consumer and portable electronics. The TO-3's metal can construction further exacerbated its decline due to higher manufacturing costs compared to inexpensive plastic-encapsulated SMD alternatives, with packages like the PowerSO-10 offering reduced volume and up to 30% less area while maintaining comparable performance. Additionally, its larger physical size—typically around 25 mm in diameter—proved disadvantageous for the demands of portable devices emerging in the late 20th and early 21st centuries, limiting its use in space-constrained applications. Post-2000, demand for TO-3-packaged power transistors waned as integrated power gained prominence, providing higher efficiency, faster switching, and monolithic integration that reduced the need for bulky components. Environmental regulations, including the EU Directive effective from 2006, accelerated this obsolescence by restricting lead content in solders and pins to 0.1% by weight, favoring lead-free plastic packages over metal cans that historically incorporated such materials, though exemptions exist for certain high-reliability power applications. Despite these factors, the TO-3 retains niche persistence in high-end amplifiers, such as the Stereo Integrity SIQ 125.4, which employs TO-3 output transistors for their thermal and linearity benefits, as well as in legacy equipment repairs as of 2025.

Contemporary Replacements

The TO-3 package, while still available for legacy applications, has been largely replaced in modern by plastic-molded through-hole packages that provide equivalent or superior thermal dissipation, simplified manufacturing, and reduced costs without the need for sealing. The primary direct successor is the TO-3P (JEDEC ), a plastic-encapsulated variant that maintains the original TO-3 for compatibility with existing heatsinks while eliminating the metal can's complexities, such as leads to the base. This package supports power ratings up to 200 W or more, depending on the device, and is widely used in switching power supplies and motor drives. Another prominent replacement is the TO-247 package ( TO-247), which offers a more compact profile with three leads for easier automated assembly and improved electrical isolation. Compared to the TO-3, the TO-247 achieves a junction-to-ambient thermal of approximately 30 °C/W without a heatsink, enabling higher power densities in applications like inverters and converters. Advanced variants, such as the TO-247-3 with integrated isolation, reduce junction-to-heatsink thermal by up to 50% relative to TO-3P equivalents, eliminating the need for thermal interface materials and enhancing reliability under recommended mounting pressures of 60–180 N/cm², with no further benefit and potential damage above 180 N/cm². For applications requiring even higher power handling, larger formats like the TO-264 (JEDEC TO-264) have emerged as alternatives, supporting devices up to 400 W with enhanced lead spacing to minimize parasitic . These packages reflect broader trends in power evolution toward molded plastics for cost-effective , as detailed in industry analyses of packaging advancements since the . Surface-mount options, such as the (D²PAK), further supplant TO-3 in space-constrained designs by enabling direct heatsinking, though they require board-level thermal management.

References

  1. [1]
    [PDF] Mounting Considerations For Power Semiconductors AN1040/D
    The larger thick flange type packages having mounting holes removed from the semiconductor die location, such as the TO−3, may successfully be used with larger ...
  2. [2]
    [PDF] Mounting Considerations for TO-3 Packages - Texas Instruments
    PACKAGE HANDLING. The TO-3 package is a rugged hermetic package, but it can be damaged with improper handling. Excessive bending or twist-.
  3. [3]
    [PDF] Metal Can Packages (TO-3/5/8/18/39/46/52/72) - Texas Instruments
    3. Page 5. 4 Lead TO-3 Metal Can Package. NS Package Number K04A. 4 Lead TO-3 Metal Can Package, Low Profile. NS Package Number KA04B. Metal. Can. Packages. (T.
  4. [4]
    [PDF] 1 Attachment A Whitepaper on Semiconductor Die and Packaging ...
    TO-3 is a designation for a standardized metal semiconductor package used for transistors and some integrated circuits. The “TO” element stands for. "transistor ...
  5. [5]
    [PDF] JESD30E.pdf - JEDEC STANDARD
    This standard establishes requirements for the generation of semiconductor-device package designators for the Electronic Industries Alliance (EIA) and JEDEC ...
  6. [6]
    TI Early Power Transistors, Page 5 - Semiconductor Museum
    By mid-1956 these evolved into their first TO-3 devices, the "2N250" (first item) and the "2N251" and were now all rated at 25 watts dissipated power.
  7. [7]
    Transistor History - Raytheon Part One - Google Sites
    ... transistor, the CK753 in a TO-3 package. Some companies such as Clevite, Motorola and Sylvania had introduced TO-3 germanium transistors in 1956 and others ...
  8. [8]
    JEDEC History - Pre-1960s
    1958. Integrated circuit invented. JEDEC is created to formalize Solid State Device standardization (including transistor circuits used in memory circuits).
  9. [9]
    JEDEC History - 1960s
    In the 1960s, ICs were driven by military/aerospace, the first consumer ICs were in hearing aids, the first microprocessor was developed, and the DIP was ...
  10. [10]
  11. [11]
    2N3055 Transistor Pinout, Equivalent & Specs in Detail
    Mar 21, 2024 · First introduced in 1960 by the RCA Corporation, the 2N3055 NPN Transistor is one of the oldest transistors that is still used in many projects.
  12. [12]
    Transistor Packaging: A Thing of the Past? - EDN Network
    Aug 9, 2013 · In the 1970s the most popular power package was the TO-3, an all-steel, diamond-shaped, through-hole monster by today's standards. When the ...
  13. [13]
    What is the difference between TO-3 and TO-204AA packaging?
    Nov 1, 2020 · TO-204AA is simply what the original TO-3 package was renamed to. ... The TO-204AA package matches the original TO-3 case in every respect.TO-220 vs TO-3 advantages/disadvantagesWhat happened to the TO-3 package? - Electronics Stack ExchangeMore results from electronics.stackexchange.com
  14. [14]
    TO Packages | TO Headers - Electronic Products Inc. (EPI)
    TO packages are industry standard, often hermetic, with a metal base, glass seal, and metal lid, designed for low thermal resistance and reliability.
  15. [15]
    Technical details of Transistor Outline (TO) Packages - SCHOTT
    SCHOTT Transistor Outline (TO) Packages offer high hermeticity, high process stability, and high performance for the protection of sensitive components.Missing: early | Show results with:early
  16. [16]
    Hermetic Device Power Packages - Jitai Electronics
    Description: glass to metal seal, multi-piece structure, 3 copper cored Kovar leads with flattened wire bonding tips, copper-tungsten base solder to Kovar ...
  17. [17]
    Die Attach Epoxy Adhesives - Master Bond Inc.
    Sep 22, 2025 · Excellent resistance to thermal cycling · Mechanical shock and vibration resistant · 100% reactive; they do not contain any volatiles · Dimensional ...Missing: solder | Show results with:solder
  18. [18]
    When is hermetic sealing useful? - SCHOTT
    Hermetic sealing is mandatory in many harsh environments, where electrical or optical signals need to be passed through tightly-sealed housings or enclosures.
  19. [19]
    [PDF] Introduction - Hermetic Connectors - Glenair
    hermetic sealing for severe environmental and pressure differential operating conditions. Designed for use in missile systems and other high altitude aerospace.
  20. [20]
    [PDF] Complementary power transistors - STMicroelectronics
    ... 2N3055, MJ2955. Package mechanical data. 7. Figure 3. TO-3 drawing. Table 5. TO-3 mechanical data. Dim. mm. Min. Typ. Max. A. 11.00. 13.10. B. 0.97. 1.15. C.
  21. [21]
    [PDF] 2n3055-d.pdf - onsemi
    The 2N3055 is a 15 Ampere, 60V, 115W complementary silicon transistor for switching/amplification, with a max VCE of 60V and 15A continuous current.
  22. [22]
  23. [23]
    TO-3 Component Package - mbedded.ninja
    Apr 7, 2015 · The TO-3 component package is a family of large through-hole metal can packages used for things such as transistors, linear regulators and op-amps.
  24. [24]
    How much power can a TO-3 transistor package dissipate w/o a ...
    Feb 12, 2012 · The package thermal resistance is ballpark 45C/W. In 25C ambient, you can dissipate about 2.5W safely without heatsink.Missing: capacity | Show results with:capacity
  25. [25]
    [PDF] MJ15003 - Complementary Silicon Power Transistors - onsemi
    Total Power Dissipation @ TC = 25 C. Derate above 25 C. PD. 250. 1.43. W. W/ C. Operating and Storage Junction. Temperature Range. TJ, Tstg. –65 to +200. C.
  26. [26]
    [PDF] TO-204 (TO-3) Applications - Farnell
    Features: • Fast turn off times. 200ns inductive fall time - 25°C (typical). 1.8µs inductive storage time - 25°C (typical).
  27. [27]
    [PDF] MT-093 Tutorial: Thermal Design Basics - Analog Devices
    The thermal resistance of the package can be reduced to 17°C/W with 200 LFPM airflow, thereby reducing the junction temperature to 30°C above the ambient, or ...
  28. [28]
    Transistor Ratings and Packages (BJT) | Electronics Textbook
    Plastic power transistor packages like the TO-220 and TO-247 dissipate well over 100 watts, approaching the dissipation of the all metal TO-3. The dissipation ...
  29. [29]
    [PDF] MIL-STD-750-3.pdf
    Nov 20, 2006 · MIL–STD–750–3. 1. 1. SCOPE. 1.1 Purpose. Part 3 of this test method standard establishes uniform test methods for the electrical testing of.
  30. [30]
    [PDF] JEDEC Publication No. 95 TRANSISTORS OUTLINES (TO) Contents
    TO-3. Diamond Base, .430 Pin Spacing. TO-5. Axial Leads, .200 Pin Circle. TO-8. Axial Leads, .281 Pin Circle. TO-9. Axial Leads, .200 Pin Circle.
  31. [31]
    [PDF] Package Outline -TO204AA - Infineon Technologies
    Apr 3, 2020 · DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
  32. [32]
    [PDF] AXIAL LEADS - JEDEC
    TO-3 (See TO-204-AA). Diamond Base, .200 Pin Circle. TO-37. Diamond Base, .430 ... Small Outline Surface Mount 4 Lead. TO-269. SMALL OUTLINE TRANSISTOR (SOT).
  33. [33]
    JEDEC TO-5 Package - TopLine.tv
    Quick Specs: Pin Count 3L Pitch 0.200" (5.08mm) 90° Body 0.315" Dia (8.0 mm) Metal Body. Use and Applications: IPC Solder Training & Practice
  34. [34]
    [PDF] TO-39 - Central Semiconductor
    MIN. MAX. MIN. MAX. A (DIA) 0.335 0.370. 8.51. 9.40. B (DIA) 0.315 0.335. 8.00. 8.51. C. -. 0.040. -. 1.02. D. 0.240 0.260. 6.10. 6.60.
  35. [35]
    The Transistor Radio | Nuts & Volts Magazine
    a princely sum back then. It utilized a 22.5 V battery, which — to my knowledge — was the only fully transistorized radio to ever use ...
  36. [36]
    Transistor Radios Survive in Modern Electronics - Design News
    Aug 20, 2025 · The first portable radio based on a transistor was the Regency TR-1 in 1954. Later in the decade, the smaller and cheaper Sony TR-63, released ...
  37. [37]
    About JEDEC Publication 95 (JEP95)
    This publication includes registered outlines for transistors (TO as in TO-3), diodes (DO as in DO-41), microelectronics (MO as in MO-015 for DIPs and MO-047 ...Missing: date | Show results with:date
  38. [38]
    [PDF] Temperature Cycling JESD22-A104D - JEDEC STANDARD
    In triple-chamber temperature cycling there are three chambers and the load is moved between them. This test is conducted to determine the ability of components ...
  39. [39]
    [PDF] JESD22-A108 - JEDEC STANDARD
    JEDEC JESD22-A108D​​ The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject ...
  40. [40]
    [PDF] Hermetic Cover Seal Process Technology MIL-STD-883 TM 1014 Seal
    ... hermetic sealing schedule on hybrid flatpacks with glass feedthroughs, per Figure 3, the longest hermetic package life is offered by a leak rate of 4.4E-10 ...
  41. [41]
    MIL-PRF-19500 - Military Specification
    This specification establishes the general performance requirements for semiconductor devices. Detail requirements and characteristics are specified in the ...
  42. [42]
    [PDF] MIL-PRF-19500 Specification Sheet Biolerplate
    Oct 27, 2023 · Three levels of product assurance (JAN, JANTX, and JANTXV) are provided for each device type as specified in. MIL-PRF-19500. 1.2 Package ...
  43. [43]
    BS 3934-4:1992 | 1 Apr 1992 - BSI Knowledge
    30-day returnsApr 1, 1992 · Mechanical standardization of semiconductor devices - Recommendations for a coding system and classification into forms of package outlines for semiconductor ...
  44. [44]
  45. [45]
  46. [46]
    GB/T 3199-2007 PDF English
    GB/T 3199-2007: Wrought aluminium and aluminium alloy products - Packing, marking, transporting and storing.
  47. [47]
  48. [48]
    [PDF] LM123/LM323A/LM323 3-Amp, 5-Volt Positive Regulator datasheet ...
    A regulation, and load regulation. hermetic TO-3 package is used for high reliability and low thermal resistance. Connection Diagram. Metal ...
  49. [49]
    [PDF] Hermetic Packages - Texas Instruments
    Certain outlines, such as the TO-3, have very low thermal resistance. These packages are used in many linear and hybrid applications. Hermetic Package ...
  50. [50]
    [PDF] CPS Technologies Conventional Hermetic Packaging
    • Military and Aerospace. Applications. • Hermetic Sealed Housings ... • TO-3 and TO-66. • Lids & Covers. Housing Materials. • AISIC base with 48 alloy ...
  51. [51]
    Industry: #2N3055
    Oct 13, 2014 · The 2N3055 is a silicon NPN power transistor intended for general purpose applications. It was introduced in the early 1960s by RCA using a hometaxial power ...
  52. [52]
    [PDF] LM195/LM395 Ultra Reliable Power Transistors datasheet (Rev. C)
    In the standard TO-3 transistor power package, the LM195 will deliver load currents in excess of 1.0A and can switch 40V in 500 ns. The inclusion of thermal ...
  53. [53]
    2N3055 - onsemi
    The PNP Bipolar Power Transistor is designed for use in high power amplifier and switching amplifier applications.
  54. [54]
    2N3055 | Product - STMicroelectronics
    The devices are manufactured in planar technology with “base island” layout and are suitable for audio, power linear and switching applications.
  55. [55]
    [PDF] The Printed Circuit Board Industry and Innovations for the 1990s
    The primary function of surface mount packages is the increase of package and circuit board density. However, cost savings resulting from the adoption of ...
  56. [56]
    [PDF] GUIDELINES FOR USING ST'S MOSFET SMD PACKAGES
    ABSTRACT. The trend from through-hole packages to low-cost SMD-applications is marked by the improvement of chip technologies. "Silicon instead of heatsink" ...
  57. [57]
    Silicon Is Dead…and Discrete Power Devices Are Dying - EE Times
    Integrated circuits made using GaN-on-Si substrates have been in production for over five years. Since that time, GaN-based ICs have gone through various phases ...
  58. [58]
    [PDF] RoHS Hazardous Substances - European Commission
    Through hole package medium power transistors. 3.13. Medium/high power transistor/thyristor isolated packages. 3.14. GBU package. 3.15. R.F. hermetic packages ...
  59. [59]
    [PDF] an-7516.pdf - onsemi
    Modern PowerMOS Transistor Package. Most power transistor packages today consist of a copper header or base plate and copper leads fastened together with ...Missing: replacing | Show results with:replacing
  60. [60]
    [PDF] TO-247-3 Advanced Isolation - Infineon Technologies
    Jul 29, 2019 · This reduces the thermal resistance from junction to heatsink by about 50% compared to a. TO-247-3 FullPAK or a TO-3P FullPAK. This performance ...
  61. [61]
    The evolution of power semiconductor packaging - IEEE Xplore
    This paper intends to examine one half of the power semiconductor story in looking at how power semiconductor packaging has evolved by examining a brief history ...