Fact-checked by Grok 2 weeks ago

In-circuit emulation

In-circuit emulation (ICE) is a hardware debugging technique employed in embedded systems development, utilizing specialized devices known as in-circuit emulators to substitute for the target , enabling real-time monitoring, control, and analysis of software execution on actual without intrusive modifications. These emulators connect to the system's CPU socket or interface, bridging the target with a host computer to facilitate features such as breakpoints, single-stepping, and trace capture of activity. ICE operates by replicating the behavior of the target or while providing deep visibility into internal states, including registers, , and I/O operations, often at full operational speeds ranging from kHz to MHz. The emulator intercepts signals and events, allowing developers to halt execution at specific points, examine variables, and inject test conditions, which is particularly valuable for complex interactions between software and hardware in environments. Unlike software simulation, ICE uses physical prototypes connected to real-world interfaces like Ethernet or PCIe, accelerating verification processes by factors of up to 100,000 times compared to traditional simulations for full-chip systems-on-chip (SoCs). Historically, emerged as one of the earliest tools in the late and , coinciding with the evolution of microprocessors such as Intel's 8086, which initially lacked dedicated support and relied on bus monitoring for basic breakpoints. Significant advancements occurred with the 80186 and 80286, introducing bond-out processors with exposed internal signals for enhanced , followed by the 80386's addition of up to four debug registers and instructions like ICEBP for precise internal breakpoints. By the 80486 and eras, shifted from bond-out chips to probe modes and debug ports, improving non-intrusive capabilities but facing challenges from increasing processor speeds and shrinking package sizes. These developments made indispensable for early software-hardware integration in applications. Despite its power, ICE's adoption has declined for high-end 32-bit and 64-bit processors due to high costs, limited availability of processor-specific emulators, and the rise of alternatives like JTAG-based debugging. However, modern iterations, such as high-performance emulation platforms, continue to play a critical role in validating complex SoCs pre-manufacture, enabling rapid booting of operating systems like Linux in 30–45 minutes or Android in 2–4 hours, thus reducing time-to-market and development costs. Key advantages include non-intrusive real-time tracing of thousands to hundreds of thousands of execution cycles and hardware breakpoints that function even in ROM or Flash memory, making ICE unmatched for thorough embedded system validation.

Fundamentals

Definition and Purpose

In-circuit emulation (ICE) is a hardware-based debugging technique that employs a specialized emulator device to substitute or replicate a microcontroller or processor within an actual circuit board, facilitating detailed software and hardware analysis in embedded systems. This approach typically involves connecting an external pod or interface that mimics the target device's behavior while providing enhanced access to internal states, often utilizing bond-out processors—versions of the chip with additional pins for debugging signals. The primary purpose of is to enable execution of target code in the genuine , allowing developers to , , and examine operations at the circuit level without significantly altering the prototype's behavior. By offering complete visibility into registers, , I/O ports, and bus activity, ICE supports non-intrusive intervention, such as setting breakpoints, single-stepping through code, and tracing execution paths, which is essential for identifying subtle timing issues or interactions that simulation alone cannot replicate. Key applications of ICE include firmware in resource-constrained systems, verifying the interplay between peripherals and software routines, and anomalies in early prototypes before full production. It emerged as a critical solution for non-intrusive during the era prior to widespread on-chip debug features like , providing developers with powerful tools when integrated development environments offered limited insight.

Basic Operation

In-circuit emulation (ICE) operates by physically integrating an device with the target , typically through a specialized or probe that replaces the or on the board. The emulator pod connects to the target system using an extender cable or direct pin , ensuring with the original CPU's while providing additional circuitry. Once connected, the emulator intercepts all signals, including , , and buses, effectively substituting the real CPU with an emulated version capable of running at the target's full operational speed. This substitution allows the emulated to execute the user's application code in a manner indistinguishable from the actual , while the monitors and controls the execution flow in . The core signal handling process involves the emulator capturing and buffering bus activity to enable precise interventions. For instance, it monitors and data lines to detect specific accesses and signals to track fetches and execution states. Key features include support for breakpoints, where execution halts upon reaching a predefined or , such as a or event; single-stepping, which advances the one at a time; and trace capture, which records the sequence of executed instructions and bus transactions for later . These mechanisms rely on the emulator's internal logic to inject signals without disrupting the overall system timing, allowing developers to observe execution paths and identify anomalies during sessions. In non-intrusive modes, the permits the target system to operate continuously at full speed while passively logging internal states, such as values, reads and writes, and peripheral interactions, without halting the unless explicitly commanded. This is achieved through emulation protocols that data externally, enabling post-session review of system behavior without altering timing or introducing . Such modes are particularly useful for performance and long-term in environments. Integration with development tools occurs via a , USB, or Ethernet to a host computer running (IDE) software, such as IDE or similar platforms. The host loads compiled code into the emulator's , configures parameters like watchpoints on variables or I/O pins, and provides a graphical for visualizing execution, including disassembly views, maps, and trace logs. This setup facilitates iterative workflows, where changes to the code can be reprogrammed and tested directly on the emulated hardware without removing the device from the circuit.

History

Early Development

In the mid-1970s, in-circuit emulation (ICE) technology originated as a response to the debugging challenges posed by the advent of early microprocessors, with pioneering development led by Intel and Hewlett-Packard to enable real-time monitoring and control in hardware prototypes. Central to early ICE systems were bond-out processors, custom variants of production chips that incorporated extra pins to expose internal signals—such as registers, address and data buses—for external access by the emulator. These specialized chips allowed non-intrusive probing of processor internals during system operation and were initially applied to Intel's 8080 microprocessor family to support emulation without modifying the target board. Similarly, for the 8051 microcontroller introduced in 1980, Intel developed a bond-out version designated the 8051E, which brought out key internal buses and control signals to facilitate debugging of embedded applications. A pivotal milestone occurred in 1975 with Intel's launch of the ICE-80, the first commercial in-circuit emulator tailored for the 8080 , which replaced the target CPU with an emulation to provide visibility into execution traces, breakpoints, and memory states in the actual system environment. The 1980s saw widespread adoption of ICE tools for both 8-bit and 16-bit microcontrollers and , exemplified by Hewlett-Packard's 1979 introduction of the HP 64000 Logic System, a modular platform supporting multiple processor families for hardware and software integration, and Tektronix's 8001 emulation , released in the late 1970s as part of their 8000-series tools to enable testing with advanced features like real-time tracing. This era's innovations were propelled by the growing demands of complex systems, where developers required granular hardware-level insights—unavailable through simulators or basic probes—while preserving the integrity of production-intent in resource-constrained prototypes.

Evolution and Decline

During the 1980s and 1990s, in-circuit (ICE) matured significantly, evolving from basic single-processor tools to support more complex environments, including with multi-processor systems and higher-speed capabilities. This period saw advancements in emulator hardware that allowed for operation at clock speeds exceeding 10 MHz, enabling developers to handle increasingly sophisticated applications. Adoption grew in industries such as automotive and , where ICE was essential for complex control systems in , safety-critical environments. However, ICE faced substantial challenges that limited its scalability. The reliance on custom bond-out chips—specialized processor variants with additional pins for external visibility—incurred high costs, often thousands of dollars per unit due to low-volume production and added complexity like integrated hardware. Physical bulkiness of emulator pods and cabling posed integration issues, particularly with the rise of compact surface-mount packages that lacked removable sockets, making it difficult to insert s without redesigning boards. The decline of traditional ICE began in the 1990s as microprocessor manufacturers integrated on-chip debug features, reducing the need for external emulators. Processors like ARM and MIPS cores incorporated built-in debug logic, such as EmbeddedICE for ARM (introduced around 1994) and similar mechanisms in MIPS, allowing non-intrusive debugging via serial interfaces. This shift culminated in the widespread standardization of JTAG (IEEE 1149.1) in 1990, which provided a low-cost, pin-efficient alternative for boundary-scan testing and core access. By the early 2000s, the ICE market had significantly shrunk, though it saw limited revival in niche high-reliability applications like aerospace where full visibility remained critical. Hybrid approaches combining ICE with on-chip features have since offered partial rebirth in specialized debugging.

Technical Components

Hardware Elements

The core hardware elements of an in-circuit emulation () system consist of the emulator pod, probe cable, and target socket adapter. The emulator pod serves as the central unit, enclosing a bond-out that replicates the target while providing external access to internal signals for real-time monitoring and control. This bond-out CPU features additional pins bonded out from the die to expose otherwise inaccessible internals, such as states and exception signals, enabling deep visibility into behavior. The probe cable, typically a shielded multi-conductor assembly, links the emulator pod to the target board, carrying high-fidelity signals to minimize latency and distortion during emulation. Meanwhile, the target socket adapter is a specialized replacement for the original chip socket, designed to mechanically and electrically interface the bond-out with the existing without altering the board layout. Signal interfaces in ICE hardware are implemented through multi-pin connectors that handle and buses, lines, and ports for capturing execution flows. These interfaces support dozens to over 100 signals in complex setups, allowing comprehensive bus monitoring and injection of test patterns directly into the target environment. For instance, and buses are routed via high-density connectors to track memory accesses, while dedicated ports output sequential instruction execution for post-analysis. Power management in ICE systems involves separate power supplies for the emulator pod to prevent loading or with the target board's distribution. in ICE hardware requires processor-specific bond-out variants, as standard chips lack the necessary exposed signals for . Handling high-speed signals, such as those up to 50 MHz in 1990s-era systems, demands careful design of cabling and connectors to maintain and avoid timing skews in bus operations.

Software and Interface

The software ecosystem for in-circuit emulation () primarily consists of host-side applications that facilitate interaction between the development and the hardware. These tools enable developers to download executable code to the 's , perform symbolic debugging by loading symbol tables for source-level correlation, and conduct performance profiling through trace data analysis. For instance, the 64700-Series emulators utilize host software such as the emulator , which supports commands for loading programs, stepping through instructions (e.g., via the step command), and setting up to 16 software breakpoints for halting execution at specified addresses. Similarly, the PC for these emulators allows loading from formats like files and symbolic debugging by displaying global or local symbols from object modules. User interfaces in ICE software emphasize graphical and command-driven elements to enhance during sessions. Common features include windows for inspecting and modifying registers (e.g., the display registers command in 64700 software reveals all CPU registers, including undocumented ones), displays that visualize versus target in configurable blocks (such as 4KB segments), and with logic analyzers for correlating bus traces with execution. Scripting capabilities further support automated testing, with command files that can nest up to eight levels for executing sequences like repeated performance runs or configurations. In the 64700 PC interface, up to four user-defined windows provide zoomable views of status, trace buffers, and coverage reports, while macros allow customization of common operations. Communication between the host computer and the hardware typically relies on serial protocols for reliable data transfer, with provisions for streaming of information. The 64700-Series employs serial links over ports, configurable for rates up to 38,400, , and stop bits to synchronize commands like pod operations or coordinated measurements via the Coordinated Bus (). This setup enables low-latency exchange of register states, memory contents, and performance metrics during runs, ensuring minimal intrusion on target timing. Later implementations, such as those in modular systems, extend to Ethernet for higher bandwidth in multi-emulator setups, supporting synchronized across distributed . Customization of software often involves vendor-specific and drivers that integrate with integrated development environments () for seamless workflows. For example, the IceMASTER-PE emulator provides a dedicated for Keil 8051 tools, allowing direct code download, management, and inspection within the µVision through a simple driver installation and project configuration. Likewise, IAR Workbench supports hardware via Remote Debug Interface (RDI) drivers, as seen in integrations with emulators like Signum's JTAGjet-ARM, enabling features such as trace analysis and symbolic debugging without leaving the environment. These typically expose functions for memory access, command scripting, and event handling, facilitating extensions like automated test suites or third-party profiler plugins.

Advantages and Limitations

Advantages

In-circuit emulation (ICE) offers non-intrusive capabilities, allowing software to execute at full speed on the actual without significantly altering timing or power consumption. This is particularly beneficial for systems, where any perturbation could invalidate test results or disrupt critical operations. A key advantage lies in its comprehensive visibility into the processor's internal states, including access to undocumented signals and buses through specialized bond-out chips that expose otherwise hidden internals. This enables precise correlation between hardware behavior and software execution, facilitating thorough analysis of complex interactions that simulators might overlook. ICE demonstrates reliability during prototype development, functioning effectively even with incomplete setups. By integrating directly with the target system, it allows developers to identify issues before full , reducing risks in time-critical applications. Additionally, ICE's capabilities capture extended execution histories with timestamps, enabling post-mortem analysis of intermittent or hard-to-reproduce bugs that might evade simpler methods. This feature is invaluable for embedded systems requiring long-term monitoring without halting operations.

Limitations

In-circuit emulation (ICE) faced significant drawbacks that contributed to its decline in favor of more efficient alternatives, primarily due to economic and technical barriers that made it impractical for widespread adoption in modern systems . These limitations encompassed prohibitive costs, cumbersome physical requirements, constraints on performance and expansion, and ongoing support issues, particularly as processor architectures evolved in the 1990s and beyond. One major limitation was the high cost of ICE systems, which restricted their use to large organizations with substantial budgets and excluded smaller development teams. In the , typical ICE units cost between $10,000 and $30,000, with development and support expenses further inflating the total ownership cost due to the need for specialized engineering resources amortized over limited sales volumes of just hundreds of units per variant. Additionally, bond-out chips—modified versions with extra pins for —were more expensive than standard chips because of their larger size, lower production volumes, and integrated , often adding thousands of dollars per unit and complicating . This economic barrier was exacerbated by the requirement for custom adapters for diverse package types, driving up expenses for even basic setups. Physical constraints further hampered ICE deployment, as the hardware was often bulky and required invasive modifications to the target system, rendering it unsuitable for compact or mobile devices. Traditional ICE setups involved large, heavy pods connected via short cables to a socketed , necessitating the replacement of the original chip with a bond-out version or the use of probe boards that altered the circuit's electrical characteristics. For modern packages like ball grid arrays (BGAs) or quad flat packages (QFP)s with over 144 pins, clip-on adapters frequently failed, forcing soldered connections or board redesigns that compromised reliability and increased setup time. These extra cables and probes also introduced signal loading and timing degradation, particularly in high-performance systems operating near their limits, making ICE impractical for space-constrained environments. Speed and scalability issues posed additional technical hurdles, as ICE struggled to keep pace with advancing architectures, limiting its effectiveness for in complex systems. Emulators were inherently tied to the target 's , but probe latencies—such as 5 delays—could consume up to 25% of a bus cycle at 50 MHz, severely impacting performance at higher frequencies above 100 MHz. As clock speeds escalated into the hundreds of MHz in the , maintaining synchronization became challenging, with internal bus designs burying address, data, and control signals, preventing full-speed monitoring without performance penalties. Scalability was equally problematic for multi-core or high-frequency systems, where protocol-specific speed adapters lacked flexibility and reusability, and CPU vendors increasingly avoided producing bond-outs for newer variants, resulting in limited availability and incomplete feature support like or . Maintenance challenges compounded these issues, as vendor-specific support often ceased for legacy processors, leading to rapid obsolescence and rendering systems unusable for long-term projects. With sales volumes too low to justify ongoing development, emulator makers discontinued support for older chips, leaving users without updates or repairs once mean-time-between-failures occurred in the hardware-heavy setups. This vendor dependency meant that as processors evolved—incorporating features like on-chip became a maintenance burden, with high costs for rarely used advanced functions and compatibility checks against ever-growing restriction lists.

Modern Developments and Alternatives

On-Chip Debugging

On-chip debugging represents a significant evolution in development, integrating debug capabilities directly into the to minimize reliance on external hardware. This approach incorporates built-in debug modules, such as the IEEE-ISTO 5001 standard and ARM's Embedded Trace Macrocell (ETM), within modern microcontrollers (MCUs) like those based on architectures. These modules enable features like breakpoints, trace of instructions and data, and watchpoints without the need for specialized bond-out pins or external emulators, allowing developers to monitor and control execution in a non-intrusive manner. As a direct successor to traditional in-circuit emulation (ICE), on-chip debugging addresses many of its hardware-intensive limitations by embedding debug logic alongside the core functionality. Implementation of on-chip debugging typically leverages dedicated pins connected to scan chains for accessing internal registers and control logic. In ARM Cortex processors, for instance, the CoreSight debug architecture uses or Serial Wire Debug (SWD) interfaces to support real-time halting of the processor, setting hardware breakpoints, and monitoring data watchpoints through on-chip components like the Debug Access Port (DAP). The standard similarly defines a global embedded processor debug interface that includes auxiliary ports for trace output and ownership trace messages, facilitating communication between the on-chip module and external debug tools via a standardized protocol. These mechanisms allow for precise intervention in program execution, such as pausing at specific addresses or tracing branch decisions, while maintaining system integrity. In August 2025, the Open Core Protocol International Partnership (OCP-IP) and the 5001 Forum announced a collaboration to advance standardized on-chip debug solutions, building on the IEEE-ISTO 5001 standard for enhanced in embedded processor . Compared to , on-chip debugging offers notable advantages, including lower overall costs by eliminating the need for bulky external pods and cabling, a smaller physical footprint suitable for compact production boards, and seamless integration into standard chips without custom variants. These benefits became widely adopted in the mid-1990s alongside the rise of RISC processors, such as early PowerPC and SHARC designs, which incorporated initial on-chip debug facilities to streamline software validation in resource-constrained environments. By embedding trace and control features in silicon, this method also reduces setup complexity and supports in sealed or deployed systems where external access is limited. Supporting tools for on-chip debugging include software debuggers like the GNU Debugger (GDB), which interfaces directly with on-chip logic to provide source-level debugging capabilities. In ARM Cortex environments, GDB connects via adapters that communicate with the processor's debug port, enabling commands for stepping through code, inspecting variables, and analyzing trace data from modules like ETM. This integration allows developers to perform non-intrusive analysis, such as reconstructing execution paths from compressed trace streams, enhancing productivity in development.

JTAG and Boundary Scan

JTAG, or IEEE 1149.1, is a standardized protocol that provides serial access to the internals of integrated circuits through a minimal 4- to 5-wire interface, consisting of test clock (TCK), test mode select (TMS), test data in (TDI), test data out (TDO), and an optional test reset (TRST). This interface connects to a test access port (TAP) on the chip, enabling structured testing, debugging, and programming without requiring physical probes on individual pins. Developed in the 1980s, the standard emerged from the , an industry consortium formed in 1985 that included (through its acquisition of ) and other companies such as and GEC, aimed at creating a method to test populated printed circuit boards after manufacture. The resulting IEEE 1149.1 standard, first published in 1990 and last updated in 2013 (placed in inactive-reserved status in 2024), has become a cornerstone for embedded systems diagnostics, offering a vendor-agnostic approach that integrates seamlessly with modern on-chip debugging features. At its core, JTAG functionality revolves around the boundary-scan register and to facilitate board-level testing and internal chip access. The boundary-scan register consists of stages placed adjacent to each pin of the IC, forming a serial chain that captures data from pins or applies test patterns to detect faults like opens or shorts in interconnections. For instance, the EXTEST instruction shifts test data through the boundary-scan chain to verify PCB nets, while SAMPLE/PRELOAD captures functional pin states without interrupting operation, aiding in fault isolation by comparing observed data against expected results. The , a short loaded via the , decodes commands to select operational modes, such as BYPASS for efficient multi-device testing. This architecture also supports of non-volatile memories like flash or configuration of FPGAs and CPLDs directly on the board, using standardized file formats such as SVF or STAPL, thereby streamlining and field maintenance processes. Recent extensions, such as IEEE 1149.6 for testing AC-coupled interconnects, continue to expand JTAG's applicability to high-speed signaling in modern PCBs as of November 2025. JTAG's advantages stem from its design efficiency and broad applicability, making it a preferred alternative to traditional in-circuit emulation (ICE) for most debug and test scenarios by the early 2000s. Its low pin count—typically just four signals—minimizes the need for dedicated test points on PCBs, reducing fabrication complexity and costs compared to ICE's more invasive hardware requirements. The protocol's support for daisy-chaining multiple devices into a single scan chain allows universal compatibility across vendors, as all compliant ICs share the same interface, enabling simultaneous testing of complex boards with hundreds of components through one connector. This scalability, combined with high test coverage (often exceeding 60% for interconnects) and extensibility via standard updates like IEEE 1149.1-2001, led to its widespread adoption over ICE, which became largely obsolete for new designs due to JTAG's lower overhead and integration with automated tools. Extensions to JTAG have further enhanced its utility in specific architectures, such as Serial Wire Debug (SWD) for processors and Background Debug Mode (BDM) for Freescale (now NXP) microcontrollers. SWD reduces the interface to two pins (SWDIO and SWCLK) while maintaining with JTAG through shared connectors, simplifying routing and enabling higher-speed debugging on resource-constrained ARM-based systems. BDM, a serial shift-register protocol originally developed by /Freescale, complements JTAG in tools for ColdFire and PowerQUICC families, providing on-chip debugging access via a dedicated port that integrates with JTAG chains for comprehensive MCU diagnostics. These enhancements underscore JTAG's evolution as a flexible, board-level standard that supports multi-device ecosystems in modern embedded development.

Notable Implementations

Intel's ICE

Intel's in-circuit (ICE) technology began with the , introduced in 1975 as the company's first for the , allowing developers to insert a pod that mimicked the CPU directly into target systems for real-time debugging. This pod-based design, utilizing a system with an 8080 nucleus connected to an Intellec Development System (MDS) host, set the foundation for subsequent products by enabling transparent without halting the target environment. The product line evolved to support newer architectures, including the ICE-51 for the 8051 microcontroller launched around 1981, which provided hands-on debugging capabilities through a dedicated module integrated with the MDS or later PC-hosted systems. For x86 processors, developed the ICE-86 series starting in 1979, with models like the ICE-86A offering in-circuit emulation for 8086-based systems via MultiBus-hosted hardware that plugged into the using a pod with an . By the late and , the line progressed to PC-hosted variants such as I²ICE and the chassis, running Windows-based software for modular pods supporting processors up to the 80486, facilitating easier integration with development environments. Key features of Intel's ICE products included full bus mastering through bus snooping mechanisms to detect code execution and set breakpoints without intruding on system operation, as seen in early models like the ICE-86. Performance analyzers, such as the optional time-tag board in the Cobra system, enabled cycle-accurate tracing of bus activity to profile software efficiency, while support for debugging allowed coordination across (SMP) setups using sync signals. These emulators relied on bond-out chips, which were production CPUs with additional pins exposed for debug access; for instance, the 8085-2 variant provided enhanced connectivity for the ICE-85 emulator, and similar bond-outs like the 8051E extended internal signals for non-intrusive tracing in later designs. Intel's ICE technology significantly influenced embedded debugging standards by introducing reliable, hardware-assisted tools that enabled precise control and visibility in complex systems, widely adopted for early prototyping and industrial control applications where software-hardware integration was critical. Its pod-based approach and features like debugging and pre-boot execution support established benchmarks for in-circuit tools, allowing developers to iterate rapidly without full hardware prototypes. By the late 1990s, began phasing out dedicated ICE hardware in favor of built-in debug capabilities, such as on-chip interfaces and trace ports. These features were later integrated into processors like the series (introduced in 2008) and microcontrollers (introduced in 2013) for more compact and cost-effective embedded development. This shift reflected broader industry trends toward on-chip , rendering external pods obsolete while preserving core ICE principles in .

Other Vendors

Hewlett-Packard (later Agilent Technologies) developed the of in-circuit emulators in the 1980s, targeting processors such as the family and supporting integration with logic analyzers for enhanced of workstation-based systems. These emulators featured modular card cages with emulation subsystems, memory mapping for real-time and non-real-time operation, and coordinated measurement capabilities via the Coordinated Measurement Bus (CMB), allowing synchronized triggering across multiple units for complex scenarios. The series was particularly popular for 1980s embedded development on Unix-based workstations, with host support extending to Sun SPARCstations alongside systems, enabling seamless software loading and trace analysis. Tektronix offered emulator processors within its 85xx microcomputer development systems, including models for the and , emphasizing high-speed signal capture through integrated prototype control probes and trace buffers. These tools provided in-circuit emulation with execution monitoring, breakpoint support, and bus , allowing developers to insert emulated processors directly into target hardware for 8-bit and 16/32-bit systems in the early 1980s. The advanced trace buffers captured up to thousands of states, facilitating detailed examination of program flow and hardware interactions at speeds matching the target processors. Signetics, a of , provided in-circuit emulators as part of its development tools for 8-bit microcontrollers, such as the 80C51 family, enabling real-time debugging and code verification in embedded applications during the late and . These emulators complemented cross-assemblers and compilers, offering non-intrusive access to registers, memory, and I/O ports for efficient prototyping of low-power control systems. In the 2020s, vendors like and (now part of EDA) have evolved traditional concepts into hybrid emulation tools for FPGA and designs, such as ' ZeBu and HAPS platforms, which support in-circuit modes for hardware-software co-verification. ' Veloce emulator similarly enables for high-performance transaction-based acceleration, integrating FPGA prototyping with virtual environments to handle complex networked systems. Many of these vendor implementations incorporated variations like multi-processor support through synchronized emulation across units, as seen in HP's for coordinating multiple 68000-based systems, and integrated protocol analyzers for capturing bus and signals in .

References

  1. [1]
    In-Circuit Emulation - Cadence
    In-circuit emulation is a specific debugging protocol performed using instruments known as in-circuit emulators (ICEs).Missing: history | Show results with:history
  2. [2]
    Beginner's Corner - In-Circuit-Emulators - The Ganssle Group
    The In-Circuit Emulator (ICE) is one of the oldest embedded debugging tools, and is still unmatched in power and capability. It's the only tool that substitutes ...Missing: definition key aspects
  3. [3]
    Circuit Emulator - an overview | ScienceDirect Topics
    An in-circuit emulator (ICE) is a hardware device that plugs into the CPU socket of a computer. The ICE then monitors various hardware events while emulating ...Missing: key aspects
  4. [4]
    In-Circuit Emulation: How the Microprocessor Evolved Over Time
    A drastic evolutionary change occurred between the 8086 and 80186. Another big evolutionary change occurred between the 80486 and the Pentium.Missing: definition key aspects
  5. [5]
    How to choose an in-circuit emulator - EE Times
    An in-circuit emulator (ICE) is an invaluable tool for software and hardware developers alike: and for anyone about to develop a microcontroller-based ...Missing: definition | Show results with:definition
  6. [6]
    In-Circuit Emulators Provide Advanced MCU Problem Analysis and ...
    Sep 11, 2013 · In-circuit emulators (ICEs) are effective tools that provide MCU designers with the ability to debug code and exercise hardware.
  7. [7]
    [PDF] ICEPIC™ IN-CIRCUIT EMULATOR USER'S GUIDE - Farnell
    Debugging with the ICEPIC In-Circuit Emulator consists of a three-step process: 1. Program the application code into the ICEPIC In-Circuit Emulator. 2 ...
  8. [8]
    [PDF] M68ICS08KX - NXP Semiconductors
    This section provides general information about the Motorola M68ICS08KX in-circuit simulator (KXICS). The KXICS board (Figure 1-1) is a stand-alone development ...
  9. [9]
    A history of microprocessor debug, 1980–2016 - Embedded
    Jul 25, 2017 · In-Circuit Emulator: For those who could afford it, the In-Circuit Emulator (ICE) was the ultimate debug tool. In some ways, this tool provided ...
  10. [10]
    In Circuit Emulators - The Ganssle Group
    Throughout the 70s and 80s legions of engineers became entrepreneurial wannabes by designing - and in some cases actually selling - cheap in-circuit ...Missing: 1970s | Show results with:1970s
  11. [11]
    A History of Early Microcontrollers, Part 8: The Intel 8051 - EEJournal
    Dec 19, 2022 · Intel made a bond-out version of the 8051, called the 8051E, that brought out the internal address and data buses and the control signals ...
  12. [12]
    The ICE-80 - Explore Intel's history
    Intel introduced its first in-circuit emulator, the ICE-80. Developers could insert the emulator into their systems, where it would mimic an Intel 8080 ...
  13. [13]
    8001 - TekWiki
    Jun 7, 2025 · The 8001 provides in-circuit emulation for introducing computer-developed software into a prototype and includes a powerful set of debugging features.
  14. [14]
    Lost Techniques: Bond-out CPUs And In Circuit Emulation | Hackaday
    Oct 1, 2025 · In fact, the history of the 8051 notes that they developed the bond-out chip first. The chip was bigger and sold in lower volumes, so it was ...Missing: 8080 | Show results with:8080
  15. [15]
    IEEE-1149.x Related Standards - Corelis Inc.
    Oct 9, 2012 · The IEEE-1149.1 standard for boundary-scan (also known as JTAG) was introduced in 1990 and has steadily grown in popularity over the last two ...
  16. [16]
    [PDF] MPLAB ICE 4 In-Circuit Emulator User's Guide - Microchip Technology
    Power pins are physically isolated until voltage is determined to be safe for connection, programmable resistor value, and direction (pull-up, pull-down, or ...<|separator|>
  17. [17]
    US5321828A - High speed microcomputer in-circuit emulator
    A user uses this bus to build in-circuit emulator (ICE) products. Suitable bond-out chips are available from various microprocessor manufacturers.
  18. [18]
  19. [19]
    [PDF] HP 64700-Series Emulator Softkey Interface Reference Manual
    simplified by the HP 64700-Series emulators include software debugging, hardware debugging, and hardware and software integration. You can do these using ...Missing: ICE | Show results with:ICE
  20. [20]
    [PDF] HP 64700-Series Emulators PC Interface Reference - Bitsavers.org
    Learn basic HP 64700-Series emulation features. ... You can define no more than 32 software breakpoints. You can perform multiple functions on software ...Missing: ICE | Show results with:ICE
  21. [21]
    A Powerful Hardware Tool for Software Debugging - Robert R. Collins
    In-Circuit Emulators versus Source-Level Debuggers. Modern in-circuit emulators share many attributes with software-based debuggers. Both support source ...
  22. [22]
    [PDF] Using Keil 8051 Tools with the MetaLink IceMASTER-PE APNT_125
    OVERVIEW. Creating applications with the Keil 8051 development tools and debugging those applications with the MetaLink IceMASTER-PE is easy.Missing: integration | Show results with:integration
  23. [23]
    [PDF] Installation Instructions - IAR
    This document describes the installation process for the RDI 1.5.1 (Remote Debug. Interface) driver used with the Signum's JTAGjet-ARM emulator and the software.
  24. [24]
    In-Circuit Emulator - an overview | ScienceDirect Topics
    Historically in-circuit emulators (ICEs) were the instrument of choice for embedded software development. They provided a totally unintrusive way to debug code ...
  25. [25]
    Non-intrusive debug - Embedded
    Dec 21, 2015 · In-Circuit Emulation (ICE) – This technology was, some years ago ... This technology allows code to be run at full speed, until it hits a ...
  26. [26]
    [PDF] System Emulation and Digital Twins in Aerospace Applications - DTIC
    Classic In-Circuit Emulation executes the design using specialized hardware – verification computing platforms – into which the RTL is mapped automatically and ...Missing: advantages | Show results with:advantages
  27. [27]
    Hardware-Software Approaches to In-Circuit Emulation for ...
    In-circuit emulators have become part of the permanent structure of microprocessor cores to support on-chip test and debug activities in highly integrated ...
  28. [28]
    The Rise, Fall, and Rebirth of In-Circuit Emulation (Part 1 of 2)
    Sep 11, 2025 · In-Circuit Emulation (ICE) marked a pivotal shift in verification, enabling designs to be tested at much higher speeds and with real-world ...
  29. [29]
    [PDF] In Circuit Emulators
    For single chip microprocessors the chip manufacturer often provides a bond out version, where the internal address and data information is presented on ...
  30. [30]
    About Embedded Trace Macrocells - Arm Developer
    An Embedded Trace Macrocell (ETM) is a real-time trace module providing instruction and data tracing of a processor. An ETM is an integral part of an ARM ...
  31. [31]
  32. [32]
    JTAG 101 - Part 1: Overview and On-Chip Debug Methods - EDN
    Apr 5, 2010 · This paper deals with using the Test Access Port (TAP) as a means to control the execution of the processor, and to debug software via the TAP.
  33. [33]
    [PDF] Using the HCS08 Family On-Chip In-Circuit Emulator (ICE)
    By integrating bus-trace capabilities in silicon, the on-chip ICE eliminates the need for expensive traditional emulator and bus-state analysis tools.Missing: advantages | Show results with:advantages
  34. [34]
    Debugging with GDB - Arm Developer
    It is common to use GDB (the GNU Project Debugger) for debugging. The following resources will help you get started debugging with GDB.
  35. [35]
    IEEE 1149.1-2013 - IEEE SA
    IEEE Standard for Test Access Port and Boundary-Scan Architecture ; Published: 2013-05-13 ; Inactivated Date: 2024-03-21 ; Society: IEEE Computer Society ; Standard ...
  36. [36]
    [PDF] JTAG Advanced Capabilities and System Design - Texas Instruments
    The Joint Test Action Group (JTAG) is an industry group formed in 1985 to develop a method to test populated circuit boards after manufacture. The group's work ...
  37. [37]
    Boundary Scan Tutorial - Corelis Inc.
    Jun 5, 2025 · Boundary-scan is an integrated method for testing interconnects on printed circuit boards (PCBs) that are implemented at the integrated circuit (IC) level.Introduction · Brief History of Boundary-Scan · What Boundary-Scan Tools...
  38. [38]
    [PDF] JTAG Tutorial - Corelis Inc.
    JTAG provides test access through just 4 pins (2 pins for IEEE-1149.7 compliant devices), reducing the number of test points required, resulting in lower PCB ...
  39. [39]
    JTAG and SWD interface - Arm Developer
    The external JTAG interface has four mandatory pins, TCK, TMS, TDI, and TDO, and an optional reset, nTRST. JTAG-DP and SW-DP also require a separate power-on ...Missing: BDM Freescale
  40. [40]
    PowerDebug System - JTAG Debugger | Lauterbach TRACE32
    The Background Debug Mode (BDM) provides a serial shift register protocol for on-chip debugging. Originally designed by Motorola/Freescale it is used for ...
  41. [41]
    The Intel 8086 Gets ICE'd | The CPU Shack Museum
    Jul 15, 2021 · These board's were designed for testing ICE emulators, and eventually giving end users the ability to test their software on a known working 8086/88 system.<|control11|><|separator|>
  42. [42]
    [PDF] Intel™ Quark® Microcontroller D2000 Debug Operations: User Guide
    While the core is in Probe Mode, debug software must write the value of 0x00000000 to the DR7 register. This is needed to disable any data or I/O breakpoints ...Missing: ICE phased 2000s Atom
  43. [43]
    Product Reviews - IEEE Computer Society
    The HP 64700 also supports a wide variety of common networks. It runs on HP 9000 workstations, Sun SparcStations, and IBM PCs and compatibles. (Although we didn ...Missing: SPARC | Show results with:SPARC
  44. [44]
    85xx :: 8540 :: 070-3665-00 8500 Z80 Emulator Processor Jul83 ...
    Jan 9, 2013 · Publication date: 1983-07. Topics: prototype, emulator, processor, probe, installation, control, emulation, microprocessor, mode, module, ...
  45. [45]
    [PDF] Tektron~
    ABOUT THIS MANUAL. This manual tells how to install the 68000 Emulator Processor module and its. Prototype Control Probe in a TEKTRONIX 8550 Microcomputer ...
  46. [46]
    [PDF] EMULATOR SPECIFICS
    For instruction on installing the emulator board, mobile microprocessor, and probe, refer to the Z80 Emulator Processor and Prototype Control Probe Installation.Missing: Hummingbird 68000
  47. [47]
    [PDF] 80C51-Based 8-Bit Microcontrollers
    Signetics will not be responsible for any operating differences between the ROM· based and EPROM-based device of the same microcontroller. LIFE SUPPORT ...
  48. [48]
    Emulation Systems | Synopsys
    Synopsys ZeBu emulation systems are modular, fast, and used for SoC verification and software bring-up, with the ZeBu Server 5 offering 2x performance.Missing: Mentor hybrid ICE 2020s
  49. [49]
    Hybrid Prototyping: Integrating Virtual & FPGA-based ... - Synopsys
    Feb 7, 2023 · Synopsys' hybrid prototyping solution blends the strengths of both virtual and FPGA-based prototyping to enable software development and system integration ...Missing: Mentor ICE 2020s
  50. [50]
    Mentor Graphics Delivers Veloce Emulation Solutions for the ...
    Jul 9, 2014 · The new memory device models can be used for traditional in-circuit emulation (ICE), virtual lab emulation, and high-performance, transaction- ...