Fact-checked by Grok 2 weeks ago

Mark Horowitz

Mark Horowitz is an electrical and , best known for pioneering high-bandwidth technologies and advancing through innovations in high-performance digital systems and VLSI design. He holds the Founders Chair in the Department of and the Yahoo! Founders Professorship in the School of at , where he also serves as a of and has been a faculty member since 1984. Horowitz earned his BS and MS degrees in from the in 1978 and his PhD from in 1984. Early in his career, he focused on designing high-performance digital systems, including one of the first RISC microprocessors and multiprocessors, by integrating advancements in tools, , and system architecture. In 1990, he co-founded Rambus Inc., taking a leave from Stanford to develop high-speed link designs that revolutionized systems, and he later served as the company's chief scientist until 2005. His work extended to , where he collaborated on the development of light-field camera technology, co-founding Inc. to bring these innovations to market. Currently, Horowitz's research explores applications of and methods in neurobiology and , alongside agile methodologies for VLSI to enhance hardware efficiency. He has been recognized with numerous honors, including election to the in 2007 for leadership in high-bandwidth and scalable cache coherent systems, election to the American Academy of Arts and Sciences in 2008, and fellowships in the IEEE and ACM. In 2022, he received the prestigious Eckert-Mauchly Award from ACM and IEEE for his foundational contributions to systems. Earlier accolades include the 1985 Presidential Young Investigator Award and the 1993 ISSCC Best Paper Award.

Early life and education

Early life

Mark Horowitz was born on April 6, 1957, in . Little is publicly documented about his family background or parents' professions, though his upbringing in the , a hub of emerging technological innovation, likely provided an environment conducive to scientific curiosity. As a child, Horowitz displayed an early fascination with and , often engaging in hands-on experimentation. In his autobiographical reflection, he recalled being viewed as "somewhat of a terror" by those around him, though "outwardly [he] was polite, mild-mannered, and rarely fought with anyone." This reputation stemmed from his habit of disassembling and attempting to rebuild household devices, fostering a passion for understanding how things worked at their core—a formative influence that shaped his path toward . No specific pre-college achievements, such as awards or high school projects, are detailed in available biographical accounts, but these childhood pursuits laid the groundwork for his later academic endeavors. This early curiosity culminated in his decision to attend the for undergraduate studies.

Education

Horowitz earned both his and degrees in from the () in 1978. Following graduation, he gained early industry experience at Signetics Corporation, where he worked for one year on . In 1979, Horowitz enrolled in the program in at , completing his doctorate in 1984 under the advisement of Robert W. Dutton. His dissertation, titled Timing Models for MOS Circuits, addressed the challenge of modeling delays in metal-oxide-semiconductor () circuits for very-large-scale (VLSI) design. The introduced key methodologies for , including a single-time-constant to characterize circuit resistance and capacitance for waveform estimation and delay bounds, applicable to both linear RC tree models and nonlinear behaviors. It further developed extensions for nonlinear networks by transforming models to derive accurate output shapes, such as rising transients following a 1 - 1/t form and falling transients resembling 1 - tanh(t), and proposed two-time-constant refinements to improve accuracy in circuits with multiple dominant modes.

Academic career

Faculty positions

joined the faculty of in 1984 as an assistant professor in the Department of , following the completion of his there. He advanced through the academic ranks to full professor. In recognition of his contributions, Horowitz was appointed the Yahoo! Founders in the School of , a position that underscores his leadership in engineering innovation. He also holds the Founders Chair of the Department of , reflecting his ongoing influence in the field. Additionally, he serves as professor of by courtesy, bridging and disciplines. Horowitz has held significant administrative roles, including chair of the Department from 2008 to 2012 and again from 2023 to the present, as well as Vice Chair of the 54th Senate of the Academic Council from 2021 to 2022 and Chair of the Committee on Academic Computing and Information Systems from 2019 to 2022. These tenures highlight his commitment to departmental leadership and strategic direction amid evolving technological challenges. Throughout his career, Horowitz has been actively involved in interdisciplinary centers at Stanford, such as the , where efforts in VLSI design and systems align with his expertise in and architectures.

Teaching and mentorship

Throughout his tenure at , Mark Horowitz has developed and taught several foundational courses in and , emphasizing practical design skills in systems. He co-developed EE 271: Introduction to VLSI Systems, which covers the fundamentals of very-large-scale (VLSI) design, including layout, logic implementation, and system-level considerations for digital chips. This course builds foundational knowledge in VLSI by integrating tools with and analysis, drawing from Horowitz's expertise in high-performance digital systems. He also leads EE 371: Advanced VLSI , focusing on tradeoffs in power, performance, and area for complex integrated circuits, equipping students with tools to evaluate design constraints beyond simple metrics like speed. Additionally, Horowitz teaches EE 273: Digital Systems Engineering, which explores engineering practices for building reliable digital , including verification and challenges in modern systems. These courses overlap briefly with his research in , providing students hands-on exposure to agile methodologies for hardware iteration. Horowitz has mentored numerous Ph.D. students and postdocs who have advanced to prominent roles in academia and industry, fostering leadership in hardware and systems innovation. Among his notable advisees is Azita Emami-Neyestanak, who completed her Ph.D. in 2004 under Horowitz's supervision and now serves as the Andrew and Peggy Cherng Professor of Electrical Engineering at Caltech, specializing in low-power integrated circuits for biomedical applications. Chih-Kong Ken Yang earned his Ph.D. in 1999 with Horowitz, focusing on high-speed serial links in CMOS technology, and later became a professor of electrical engineering at UCLA, contributing to advancements in data converters and RF circuits. Michael D. Smith received his Ph.D. in 1993 co-advised by Horowitz, with work on speculative execution in high-performance processors, and went on to hold key positions in computer architecture research, including as a professor at Harvard University. These alumni exemplify Horowitz's emphasis on guiding students toward impactful careers in semiconductor design and systems engineering. Horowitz has contributed significantly to curriculum reform in and at Stanford, particularly through his leadership in graduate education initiatives. As co-chair of Stanford's Commission on Graduate Education in the early , he advocated for interdisciplinary training to prepare students for diverse career paths, including a proposed summer program modeled on Sophomore College to encourage cross-departmental among graduate students. He emphasized enhancing structures, such as providing advisors beyond primary supervisors and clear policies for changing advisers, to support the varied needs of Stanford's over 8,000 graduate students, including international and underrepresented groups. These reforms aimed to make graduate programs more adaptive to evolving fields like hardware-software co-design, influencing broader EE and CS curricula at the institution. In advisory roles, Horowitz has guided student projects and labs centered on innovation through the Stanford VLSI Research Group and the Agile Hardware Accelerator () project, which he founded in 2018. The VLSI group supports student-led efforts in digital and analog , enabling hands-on prototyping of efficient systems. The AHA project advises teams of students and postdocs in developing open-source tools for rapid iteration, such as automated flows for accelerator design, promoting agile methodologies in chip development. These initiatives have involved dozens of students in collaborative lab work on innovative , from optical interconnects to energy-efficient processors.

Research contributions

VLSI and circuit design

Mark Horowitz's early research in VLSI and centered on developing high-performance digital systems through the integration of circuit-level innovations, (CAD) tools, and system architecture. This interdisciplinary approach enabled efficient design and optimization of complex integrated circuits, addressing challenges in scaling densities while maintaining speed and reliability. His work laid foundational techniques for analyzing and implementing high-speed processors in . A significant contribution was Horowitz's development of accurate timing models for circuits, detailed in his 1983 thesis. He introduced a single-time-constant to estimate delays in nonlinear networks, modeling behavior with effective resistance and parameters derived from characteristics. This method transformed complex waveforms into pseudo-linear forms, allowing for computationally efficient delay predictions with bounded errors, typically under 20% for typical loads. By extending these models to handle arbitrary input slopes and multiple time constants, Horowitz provided tools essential for verifying timing in large-scale VLSI designs, bridging low-level physics with higher-level system performance. Horowitz co-led the design of the MIPS-X, a pioneering 32-bit RISC microprocessor fabricated in 2 μm CMOS technology during the mid-1980s at Stanford. As a second-generation VLSI implementation of the MIPS architecture, MIPS-X featured a five-stage pipeline (instruction fetch, register fetch, ALU execution, memory access, and write-back), a simplified instruction set emphasizing load-store operations and single-cycle execution for most instructions, and an innovative on-chip 2K-byte instruction cache to minimize memory bandwidth demands. Operating at a 20 MHz clock speed with a 50 ns cycle time, it achieved a peak performance of 20 million instructions per second (MIPS) and over 10 times the throughput of a VAX 11/780, while supporting up to 160 Mbytes/s bandwidth. These advancements, including self-timed circuits for cache tags and delayed branching with squashing, demonstrated key tradeoffs in pipelining depth and simplicity that influenced subsequent RISC developments, including commercial MIPS processors.

Computational photography

Mark Horowitz made significant contributions to computational photography through his hardware expertise in developing imaging systems that capture light fields, enabling advanced post-processing capabilities such as refocusing and depth estimation. In the early 2000s, he collaborated with Levoy and others at Stanford to explore multi-view techniques, leveraging arrays of inexpensive cameras to synthesize high-performance images that surpass traditional single-lens systems. This work emphasized the integration of custom VLSI designs for and , allowing for scalable hardware solutions in . A key innovation was the co-development of the Stanford Camera Array, a system comprising 100 custom video cameras arranged in a programmable grid for capturing dense light fields. Introduced in , the array supported applications like high-resolution video, synthetic aperture imaging, and high-dynamic-range capture by combining data from multiple viewpoints, achieving frame rates up to thousands per second in specialized configurations. Horowitz's role focused on the hardware architecture, including low-cost sensor integration and real-time synchronization, which facilitated algorithms for multi-view stereo and depth estimation from across the array. Horowitz further advanced light-field photography through contributions to plenoptic camera designs, culminating in the 2005 technical report on a hand-held plenoptic camera . This device used a microlens array over a single to capture directional light information, enabling digital refocusing and viewpoint synthesis in post-capture processing without mechanical adjustments. The design incorporated Horowitz's VLSI optimizations for efficient data readout and processing, supporting sub-aperture rendering techniques for depth-based effects. This research directly influenced the commercial camera, launched in 2011, which popularized refocusable light-field imaging for consumers. Horowitz's involvement in the foundational algorithms and hardware ensured robust depth estimation from captured light rays, allowing users to adjust focus interactively after shooting. The system's impact lies in shifting from fixed-focus capture to computationally flexible output, with applications in and novel view generation.

Machine learning and emerging technologies

In the 2010s and beyond, Mark Horowitz advanced agile chip design methodologies to enable rapid iteration in hardware, addressing the need for faster development cycles in accelerators. Through the Stanford Agile Hardware Accelerator () project, which he co-leads, Horowitz developed tools and flows that automate hardware generation and verification, allowing designers to modify and test systems in weeks rather than months. This approach has been applied to coarse-grained reconfigurable arrays (CGRAs) like the and chips, which support efficient execution of dense linear algebra operations critical for workloads, such as and . Horowitz's research has also emphasized energy-efficient processors for , incorporating neuromorphic-inspired architectures and applications to . His seminal 2014 analysis highlighted 's energy , where data movement dominates power consumption, prompting designs that minimize overhead through sparsity exploitation and low-power domains in energy-efficient accelerators like , which uses for scalable performance. These efforts extend to biologically inspired , using and methods to model neural processes and analyze molecular structures via techniques like cryo-electron , enabling energy-proportional systems for tasks in and . In 2025, Horowitz contributed to the Stanford Emerging Technology Review as a Faculty Council member, focusing on semiconductors and post-Moore's Law challenges in and . In the report's semiconductors chapter, he discussed the end of traditional scaling benefits due to escalating fabrication costs and advocated for chiplets and integration to sustain hardware progress amid talent shortages projected to leave 67,000 U.S. jobs unfilled by 2030. He noted that like face significant manufacturing hurdles before practical utility, underscoring the need for interdisciplinary beyond silicon limits. Horowitz participated in the 2025 Kailath Symposium at Stanford, where discussions centered on 's societal impact, including hardware requirements for equitable advancement. At the Top1000funds Fiduciary Investors Symposium in October 2025, he stated that is "basically over," emphasizing that future efficiency must come from specialized architectures rather than transistor scaling alone to mitigate energy demands and broaden access.

Business ventures

Rambus Inc.

Mark Horowitz co-founded Inc. in March alongside Mike Farmwald, with the goal of developing high-bandwidth memory interface technologies to address limitations in traditional systems. Drawing from his academic expertise in VLSI design at Stanford, Horowitz took a leave of absence to lead the company's early technical efforts, serving as from to 1994. During this period, focused on innovative architectures that enabled faster data transfer rates, fundamentally influencing the evolution of standards. A cornerstone of 's innovations under Horowitz's involvement was , a high-speed synchronous memory technology that delivered significantly higher bandwidth than conventional SDRAM through multiplexed signaling and reduced pin counts. This design was notably adopted in , powering the console launched in 1996 and the released in 2000, which helped drive early market penetration and demonstrated RDRAM's viability for graphics-intensive applications. Horowitz and Farmwald's foundational patents, stemming from their 1990 application, covered key aspects of synchronous interfaces, including clock-aligned operations and pipelined data access, which extended to evolutions like DDR-SDRAM and shaped industry standards despite subsequent competitive pressures. Horowitz returned to Rambus in 2005 as Chief Scientist, where he contributed to strategic technology direction amid ongoing advancements in memory interfaces, serving in that role until 2013. His work at the company not only commercialized high-bandwidth solutions but also spurred broader market shifts toward faster, more efficient systems, influencing sectors from to despite legal challenges over patent scopes. Overall, 's technologies under Horowitz's co-founding vision achieved commercial impact by enabling higher performance in volume applications, though adoption was tempered by cost and compatibility issues compared to rivals.

Other entrepreneurial activities

Horowitz served on the Technical Advisory Board of Lytro Inc., a startup developing light-field cameras that enable post-capture refocusing of images, from approximately 2011 until the company's closure in 2017. As an advisor, he provided expertise drawn from his academic collaborations on , helping guide the commercialization of light-field technology for consumer applications. Lytro's innovations, including its initial consumer camera launched in , introduced light-field capture to the market and influenced subsequent advancements in imaging hardware, such as depth-sensing and refocusable in smartphones and professional cameras. Through his role at Stanford, Horowitz has contributed to the Silicon Valley entrepreneurship ecosystem by mentoring students and faculty on hardware design principles applicable to startups in imaging and .

Awards and honors

Major awards

In 1985, Horowitz received the Presidential Young Investigator Award from the , recognizing his early-career potential in advancing research. Horowitz earned the IEEE Donald O. Pederson Award in Solid-State Circuits in 2006 (shared with others) for his pioneering contributions to the design of high-performance VLSI systems. In 1993, he received the ISSCC Best Paper Award. In 1998, Horowitz was awarded the IEEE Journal of Solid-State Circuits Best Paper Award. In 2011, he received the () University Research Award (shared with Chenming Hu), acknowledging his lifetime contributions to semiconductor research and innovation. In 2013, he received the IEEE Circuits and Systems Society Mac Van Valkenburg Award. In 2017, Horowitz received the IEEE Computer Society Harry H. Goode Memorial Award. In 2022, Horowitz was awarded the ACM-IEEE Computer Society Eckert-Mauchly Award, the highest honor in , for his foundational work on microprocessor memory systems, including innovations in interfaces and protocols.

Professional memberships

Horowitz was elected to the in 2007 in recognition of his leadership in high-bandwidth memory interface technology and scalable cache coherent systems. He was elevated to IEEE Fellow in 2002 for advancements in and . Horowitz also became an in 2003, honored for his work on multiprocessor architecture and VLSI systems. In 2008, he was elected a Fellow of the American Academy of Arts and Sciences, joining distinguished leaders across intellectual disciplines. Horowitz served on the Computer Science and Telecommunications Board of the National Academies of Sciences, Engineering, and Medicine from 2013 to 2019, contributing to strategic guidance on computing and information technology policy.

Publications and patents

Books and monographs

Mark Horowitz has co-authored several influential books and monographs that document key advancements in computer architecture and system design, particularly in the areas of reduced instruction set computing (RISC) and optimization for modern heterogeneous hardware. His earliest major work contributed to The MIPS-X RISC Microprocessor (1989), edited by Paul Chow and published by Kluwer Academic Publishers, where he co-authored Chapter 7, "The External Interface," with Paul Chow. The book provides a comprehensive account of the design, implementation, and testing of the MIPS-X processor, one of the first RISC-based microprocessors developed at Stanford University. The book details the architectural principles, circuit-level innovations, and performance optimizations that enabled high-speed execution with a simplified instruction set, emphasizing pipelining, register file design, and VLSI implementation challenges. It has been cited over 20 times and remains a foundational reference for understanding early RISC evolution, often incorporated into computer engineering curricula for its practical insights into hardware-software co-design. In 2018, Horowitz co-authored Compiling Algorithms for Heterogeneous Systems with Steven Bell, Jing Pu, and James Hegarty, published as part of the Synthesis Lectures on series. This explores compilation techniques for optimizing algorithms across diverse platforms, including multi-core CPUs, GPUs, and specialized accelerators, with a focus on image processing and workloads. It introduces domain-specific languages like and , demonstrating how to generate efficient, high-performance code for heterogeneous systems while managing data movement and parallelism. The work highlights practical strategies for reducing compilation time and improving , drawing from Horowitz's research in and emerging technologies; it has garnered at least 7 citations and serves as a key resource for developers targeting reconfigurable in applications. Horowitz has also contributed significant book chapters on VLSI design and systems. In Design of High-Performance Circuits (2000, IEEE Press), he authored the chapter "High-Speed Electrical Signaling," which analyzes interconnect delays, signaling techniques, and power trade-offs in advanced circuits, providing essential guidance for scaling performance beyond 1 GHz. This contribution, co-authored with C.-K. Ken Yang and Stefanos Sidiropoulos based on their related IEEE Micro article, has influenced VLSI education and design practices by emphasizing simulation-driven optimization for . For , his involvement in Multithreaded Computer Architectures (2000, Kluwer Academic Publishers) includes Chapter 8, "Architectural and Implementation Tradeoffs in the Design of Multiple-Context Processors," which extends VLSI principles to relevant to pipelines, underscoring context-switching efficiency in accelerators. These chapters collectively underscore Horowitz's impact, with his broader publication portfolio cited over 73,000 times, reflecting their adoption in academic and industrial contexts.

Key research papers

Mark Horowitz has authored over 300 peer-reviewed papers in the fields of VLSI design, , and hardware systems, with a total of more than 73,000 citations and an exceeding 130 as of 2025. His work has profoundly influenced subfields such as interconnect modeling, , and energy-efficient hardware for , emphasizing practical methodologies that bridge circuit-level design with system-level performance. These contributions are evidenced by high citation counts for seminal publications that introduced foundational techniques still used in modern chip design. In the 1980s, Horowitz's early research focused on VLSI delay modeling, addressing critical challenges in signal propagation for circuits. A landmark paper, "Signal Delay in Tree Networks," co-authored with J. Rubinstein and P. Penfield, developed efficient methods to compute upper and lower bounds on delays in fanout networks, enabling accurate timing analysis for integrated circuits. Published in IEEE Transactions on of Integrated Circuits and Systems in 1983, it has garnered over 1,000 citations and remains a standard reference for interconnect delay estimation in VLSI tools. During the 2000s, Horowitz advanced through innovations in . His collaboration on "Light Field Photography with a Hand-Held Plenoptic Camera," with R. Ng, M. Levoy, and others, introduced a practical camera using microlens arrays to capture light fields in a single exposure, enabling post-capture refocusing and depth estimation. Presented at /Eurographics workshop in 2005 and later in Technical Reports, this work has over 3,300 citations and spurred the development of commercial light-field cameras. Complementing this, "High-Performance Imaging Using Large Camera Arrays" (2005), co-authored with B. Wilburn and others, explored scalable systems for synthetic , achieving over 1,700 citations and influencing multi-camera computational setups. In the 2010s and 2020s, Horowitz shifted toward agile chip design and post-Moore's Law hardware for machine learning, advocating for domain-specific accelerators to overcome energy bottlenecks. "The Future of Wires," co-authored with R. Ho and K.W. Mai in 2001 but with lasting impact into later decades, analyzed scaling limits of on-chip interconnects, predicting bandwidth constraints and inspiring low-power signaling techniques; it has over 2,000 citations. More recently, "1.1 Computing's Energy Problem (and What We Can Do About It)," a 2014 ISSCC plenary paper, highlighted the end of Dennard scaling and proposed matched hardware-software co-design for efficiency, amassing over 2,500 citations. In machine learning hardware, "EIE: Efficient Inference Engine on Compressed Deep Neural Networks" (2016), with S. Han, H. Mao, and W.J. Dally, introduced a sparse DNN accelerator reducing energy by 120x over GPUs, cited over 3,500 times and foundational for edge AI inference. Recent efforts include "Creating an Agile Hardware Design Flow" (2020), co-authored with O. Niemetz and others, which integrates high-level synthesis with formal verification for rapid ML accelerator prototyping.

Patents

Mark A. Horowitz holds over 370 patents as of 2025, focusing primarily on very-large-scale integration (VLSI) design, interfaces, and imaging systems. His inventions emphasize efficient hardware architectures for high-speed data processing and adaptive systems that enhance performance in computing and sensing applications. A significant portion of Horowitz's patents are assigned to Inc., the company he co-founded in 1990, and relate to high-speed (DRAM) interfaces. For example, US Patent 11,244,727 (2022) details a configuration method that optimizes data access in multi-rank modules by adjusting timing and error correction dynamically. Other -linked patents, such as US 10,764,094 (2020) for partial response receivers in signaling systems, address and equalization in high-bandwidth buses to support faster clock rates without signal degradation. Horowitz's work extends to adaptive hardware and computational cameras, with patents like US 10,317,597 (2019) introducing phase-masking techniques for light-field microscopy that enable high-resolution 3D imaging through computational reconstruction. These inventions prioritize scalable, low-power solutions for , including error detection in hierarchies as in US 10,755,794 (2020). Many of Horowitz's patents have driven commercial licensing in the semiconductor industry, generating revenue through implementations in DRAM standards. They also featured prominently in Rambus's litigation efforts, including antitrust disputes with the Federal Trade Commission over JEDEC standards and patent disclosures, leading to a 2006 jury award of $300 million against Hynix Semiconductor for infringement of related memory interface patents. Subsequent settlements with other manufacturers underscored the patents' impact on high-speed memory markets.

References

  1. [1]
    Mark Horowitz - Stanford Profiles
    Bio. Professor Horowitz initially focused on designing high-performance digital systems by combining work in computer-aided design tools, circuit design, ...
  2. [2]
    Mark Horowitz | Stanford University School of Engineering
    Professor Horowitz initially focused on designing high-performance digital systems by combining work in computer-aided design tools, circuit design, and system ...Missing: biography | Show results with:biography
  3. [3]
    Rambus Founder and Chief Scientist Mark Horowitz Elected to ...
    Mark Horowitz has been elected to the National Academy of Engineering for his leadership in high-bandwidth memory interface technology and scalable cache ...
  4. [4]
    Mark A. Horowitz | American Academy of Arts and Sciences
    Sep 23, 2025 · Created circuit techniques that increased chip bandwidth by over ten times and founded Rambus, Inc. which directly applied those techniques to ...
  5. [5]
    Mark A Horowitz - ACM Awards
    Mark Horowitz, a Professor at Stanford University, as the recipient of the 2022 Eckert-Mauchly Award for contributions to microprocessor memory systems.
  6. [6]
    Mark Horowitz | IEEE Computer Society
    Dr. Horowitz has received many awards including a 1985 Presidential Young Investigator Award, the 1993 ISSCC Best Paper Award, the ISCA 2004 Most Influential ...
  7. [7]
    The Art of Breaking and Making: How Being Curious and Confident (Even If Unwarranted) Led to Amazing Opportunities for Almost 60 Years
    **Summary of Pre-College Years for Mark Horowitz from "The Art of Breaking and Making":**
  8. [8]
    Mark Horowitz | Computer Science - CS Stanford
    He remains interested in learning new things, and building interdisciplinary teams. Education. PhD, Stanford University (1984). MS, MIT (1978). BS, MIT (1978) ...
  9. [9]
    [PDF] In the Supreme Court of the United States - Federal Trade Commission
    Feb 23, 2004 · (Horowitz, Tr. 8477). After working for a year at Signetics, he then earned a Ph.D. in integrated circuit design from. Stanford University in ...
  10. [10]
    [PDF] TIMING MODELS FOR MOS CIRCUITS - stanford vlsi research group
    The timing models for MOS circuits closely resemble linear timing models. This similarity helps to explain why the linear models work well. Both models ...Missing: methodologies | Show results with:methodologies
  11. [11]
    Mark Horowitz - CHIC
    Mark Horowitz received his BS and MS in Electrical Engineering from MIT in 1978, and his PhD from Stanford in 1984. Since 1984 he has been a professor at ...Missing: biography | Show results with:biography
  12. [12]
    Mark A. Horowitz - Engineering and Technology History Wiki
    Feb 4, 2016 · Dr. Horowitz received his bachelor's and master's degrees from the Massachusetts Institute of Technology and his doctoral degree from Stanford ...Missing: birth | Show results with:birth
  13. [13]
    [PDF] EE371 Advanced VLSI Circuit Design Mark Horowitz
    Goal: Give you tools to understand circuit tradeoffs. – For example: “Top performance” != “lowest power”. • Pick the right set of constraints.
  14. [14]
    Mark Horowitz - VLSI Group - Stanford University
    Professor Horowitz initially focused on designing high-performance digital systems by combining work in computer-aided design tools, circuit design, and system ...Missing: course | Show results with:course
  15. [15]
    [PDF] SUPPORT FOR SPECULATIVE EXECUTION IN HIGH
    Michael D. Smith, Mark Horowitz, and Monica S. Lam. Efficient Superscalar Per- formance through Boosting. In Proceedings of the Fifth International Conference.<|separator|>
  16. [16]
    How to Reform Graduate Education | STANFORD magazine
    So in considering how to reform graduate education, computer science and electrical engineering professor Mark Horowitz ... education at Stanford's various ...Missing: curriculum | Show results with:curriculum
  17. [17]
    stanford vlsi research group
    Stanford VLSI research group lead by Professor Mark Horowitz ... We're a diverse group of EE students, working on digital and analog circuit design ...Missing: course | Show results with:course
  18. [18]
    AHA Agile Hardware Project - Stanford University
    A more “agile” hardware development flow, making it possible to quickly and easily modify an existing design and play with the resulting system.
  19. [19]
    Agile Hardware Project (AHA) - VLSI Group
    We need to enable a more “agile” hardware development flow, making it possible to quickly and easily modify an existing design and play with the resulting ...Missing: labs | Show results with:labs
  20. [20]
    Architectural tradeoffs in the design of MIPS-X - ACM Digital Library
    However, in the quest for higher performance, MIPS-X uses a deeper pipeline, a much simpler instruction set and achieves the goal of single cycle execution ...
  21. [21]
    [PDF] The MIPS-X RISC Microprocessor
    [9] Paul Chow and Mark Horowitz. Architectural Tradeoffs in the De- sign of MIPS-X. In The 14th Annual International Symposium on Computer Architecture ...
  22. [22]
    https://dl.acm.org/doi/10.1145/30350.30384
  23. [23]
    High performance imaging using large camera arrays
    In this paper, we describe a unique array of 100 custom video cameras that we have built, and we summarize our experiences using this array in a range of ...
  24. [24]
    [PDF] Light Field Photography with a Hand-held Plenoptic Camera
    Light Field Photography with a Hand-held Plenoptic Camera. Ren Ng. ∗. Marc Levoy. ∗. Mathieu Brédif. ∗. Gene Duval. †. Mark Horowitz. ∗. Pat Hanrahan.
  25. [25]
    (PDF) High Performance Imaging Using Large Camera Arrays
    In this paper, we describe a unique array of 100 custom video cameras that we have built, and we summarize our experiences using this array in a range of ...
  26. [26]
    https://graphics.stanford.edu/papers/lfcamera/lfcamera-150dpi.pdf
  27. [27]
    https://www.researchgate.net/publication/220184727_High_Performance_Imaging_Using_Large_Camera_Arrays
  28. [28]
    [PDF] The Stanford Emerging Technology Review 2025
    This is our latest report surveying the state of ten key emerging technologies and their implications. It harnesses the expertise of leading faculty in science.
  29. [29]
    The Care and Feeding of Transformative Tech
    Mar 19, 2025 · SETR scholars Fei-Fei Li, Allison Okamura, Mark Horowitz, Herb Lin, and Amy Zegart described issues surrounding the technologies of the future, ...
  30. [30]
    Will AI Make Us Better Or Worse?
    ### Summary of Content from https://www.forbes.com/sites/tomcoughlin/2025/11/13/will-ai-make-us-better-or-worse/
  31. [31]
    AI investors face post-Moore's Law reality - Top1000funds.com
    Oct 1, 2025 · Mark Horowitz, a leading computer scientist and electrical engineer at Stanford University, has declared that Moore's Law is “basically over”, ...Missing: quotes ending hardware
  32. [32]
    Rambus Co-Founder Mike Farmwald to Serve as Senior Technical ...
    Oct 4, 2006 · Dr. Farmwald has served as a director since co-founding Rambus with Dr. Mark Horowitz in March 1990. He also served as Vice President and Chief ...
  33. [33]
    [PDF] Rambus Names Dr. Mark Horowitz Chief Scientist
    Mark Horowitz, a company co-founder and high ... Michael Farmwald, founded Rambus in 1990. Dr ... "Since Rambus's founding, Mark has been the ...Missing: Mike | Show results with:Mike
  34. [34]
    Rambus Names Dr. Mark Horowitz Chief Scientist - Investor Home
    May 24, 2005 · Horowitz, along with Dr. Michael Farmwald, founded Rambus in 1990. Dr. Horowitz has taught at Stanford University since 1984 where he is ...
  35. [35]
    High bandwidth RDRAM technology reduces system cost
    Rambus DRAMs (RDRAMs) combine high bandwidth, high density, low pincount, and low cost to provide cost savings in high volume applications such as PC ...Missing: influence | Show results with:influence
  36. [36]
    DRAM DNA: From consoles to smartphones - Rambus
    Aug 20, 2014 · Packed with various flavors of Rambus memory, the Nintendo 64, Sony Playstation® 2 (PS2) and Playstation® 3 (PS3) were responsible for ...
  37. [37]
    Rambus: Friend or Foe? - IEEE Spectrum
    May 1, 2001 · Rambus now holds 104 U.S. patents, 29 of them based on Horowitz and Farmwald's original April 1990 application. Rambus didn't set out to be an ...Missing: co- | Show results with:co-
  38. [38]
    [PDF] In the Matter of - Federal Trade Commission
    ANSWER: Rambus admits that an essential innovation underlying the development of synchronous DRAM devices was to link memory functions to a "system clock,” as.
  39. [39]
    Leadership - Lytro
    President and CEO Lytro, Inc. Technical Advisory Board. Mark Horowitz. Chair Department of Electrical Engineering Stanford University. Marc Levoy. Professor of ...
  40. [40]
    Video: Introducing the Stanford LightField Microscope
    Feb 23, 2013 · ... Lytro, Marc Levoy and Mark Horowitz are LightField experts who are now part of Lytro's Techical Advisory Board. Pictures and information ...
  41. [41]
    The Making of Lytro - K9 Ventures
    Jun 22, 2011 · “Lytro is unveiling some fascinating new camera technology that could be a major leap in photography–maybe the biggest since the shift from film ...Missing: computational | Show results with:computational
  42. [42]
    Lytro changed photography. Now can it get anyone to care?
    Apr 22, 2014 · A few tweaks here and there and this black brick will be Lytro's Illum, a brand-new $1,599 camera designed to show professional photographers, ...
  43. [43]
    Why I Lit Up Lytro - WIRED
    Apr 1, 2016 · Lytro initially gained attention for the ability to refocus pictures after the fact but the implications of Light Field technology run far ...
  44. [44]
    IEEE Donald O. Pederson Award in Solid-State Circuits Recipients
    2006 – MARK A. HOROWITZ. Professor of EE and CS,. Stanford University,. Stanford, CA, USA. “For pioneering contributions to the design of high-performance ...<|control11|><|separator|>
  45. [45]
    SRC/SIA University Research Award
    The SRC/SIA University Research Award was established in 1995 by the Semiconductor Industry Association (SIA) to recognize lifetime research contributions.
  46. [46]
    The MIPS-X RISC Microprocessor - SpringerLink
    Free delivery 14-day returnsThe MIPS-X RISC Microprocessor. Book; © 1989. 1st edition; View latest edition ... 20 Citations. 3 Altmetric. This is a preview of subscription content, log ...
  47. [47]
    ‪Mark Horowitz‬ - ‪Google Scholar‬
    Professor of Electrical Engineering and Computer Science - ‪‪Cited by 73615‬‬ - ‪VLSI‬ - ‪Hardware‬ - ‪Graphics and Imaging‬ - ‪Applying Engineering to‬ ...Missing: born April 1957
  48. [48]
    https://corporate-awards.ieee.org/wp-content/uploads/pederson-rl.pdf
  49. [49]
    https://www.src.org/award/university-researcher/
  50. [50]
    https://link.springer.com/book/10.1007/978-1-4757-6762-9
  51. [51]
    https://scholar.google.com/citations?user=e7V7-gEAAAAJ&hl=en
  52. [52]
    https://ieeexplore.ieee.org/document/1270037
  53. [53]
    https://scholar.google.com/citations?user=e7V7-gEAAAAJ&hl=en&oi=bibs&cites=1087
  54. [54]
    [PDF] Creating an Agile Hardware Design Flow - CS Stanford
    Abstract—Although an agile approach is standard for software design, how to properly adapt this method to hardware is still an open question. This work ...
  55. [55]
    Mark A. Horowitz Inventions, Patents and Patent Applications
    Mark A. Horowitz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents ...
  56. [56]
    Los Altos company awarded $300 million - Palo Alto Online
    Apr 24, 2006 · infringed on the patents that the founders of Rambus, Mike Farmwald and Stanford University Professor Mark Horowitz ... over. It has been ...
  57. [57]
    [PDF] FEDERAL TRADE COMMISSION, Respondent, PETITION OF ...
    Jun 6, 2008 · Starting in 1999, Rambus informed major DRAM and chipset manufacturers that it held patent rights over technologies included in JEDEC's SDRAM ...