Fact-checked by Grok 2 weeks ago

Zero-order hold

The zero-order hold (ZOH) is a signal reconstruction technique in digital control systems that converts a discrete-time sequence into a continuous-time signal by holding each sample value constant over the duration of the sampling period T. The concept of the zero-order hold emerged in the 1950s as part of the development of sampled-data control systems, notably described in the 1958 book Sampled-Data Control Systems by John R. Ragazzini and Gene F. Franklin.^[1] This process produces a piecewise constant, staircase-like output, mimicking the behavior of practical digital-to-analog converters (DACs) in real-time applications.^[2]^[3] This process produces a piecewise constant, staircase-like output, mimicking the behavior of practical digital-to-analog converters (DACs) in real-time applications.^[4]^[5] In sampled-data systems, the ZOH serves as the interface between a discrete-time controller and a continuous-time plant, ensuring that control inputs remain steady between sampling instants to approximate continuous actuation.^[3]^[2] It is distinct from higher-order holds, such as first-order holds, which interpolate linearly between samples, but the ZOH is preferred for its simplicity and minimal computational overhead in hardware implementations like sample-and-hold circuits.^[6]^[4] Mathematically, the ZOH can be modeled in the Laplace domain with the transfer function H(s) = \frac{1 - e^{-sT}}{s}, which represents the Laplace transform of a unit pulse of width T.^[4]^[5] This formulation captures the hold's impulse response as a rectangular pulse, introducing a phase delay that affects system frequency response and stability; for instance, the phase lag at the gain crossover frequency is approximately -\omega_c T / 2 radians, where \omega_c is the crossover frequency.^[2] In discrete-time analysis, the ZOH enables the computation of pulse transfer functions via zero-order hold equivalence, allowing exact modeling of continuous plants at sampling instants.^[3]^[5]

Introduction

Definition and Purpose

A zero-order hold (ZOH) is a mathematical model that represents the operation of a digital-to-analog converter (DAC), reconstructing a continuous-time signal from discrete-time samples by maintaining each sample value constant throughout the sampling period T. In this process, the ZOH takes a sequence of discrete samples u(kT) and outputs a continuous signal that equals u(kT) for the interval [kT, (k+1)T), where k is an integer.^[3] The basic operation of the ZOH produces a piecewise-constant waveform, often described as a "staircase" form, where the signal level steps abruptly at each sampling instant and remains flat until the next update.^[5] This hold mechanism ensures a steady analog output between samples, bridging the gap between digital processing and continuous-time systems.^[3] The primary purpose of the ZOH is to enable practical approximation of continuous signals from discrete samples in real-time applications, such as control systems, where it serves as a simple interface for converting digital controller outputs to analog inputs for physical processes.^[7] Its hardware implementation is straightforward, relying on basic circuitry to retain the sample value without complex computations, making it a feasible alternative to more sophisticated methods in standard DAC designs.^[7] In relation to the sampling theorem, the ZOH offers a non-ideal form of signal reconstruction that approximates the perfect bandlimited interpolation specified by the Whittaker-Shannon formula, but it inherently introduces distortion due to its rectangular hold function, prioritizing implementability over theoretical optimality.^[8]

Historical Context

The concept of the zero-order hold emerged in the mid-20th century, during the 1940s and 1950s, as engineers developed practical sampled-data systems following Claude Shannon's foundational sampling theorem of 1949, which established the theoretical basis for discrete representation of continuous signals. This period coincided with the rise of early digital computers and communication technologies, where the zero-order hold modeled the limitations of rudimentary digital-to-analog converters (DACs) by assuming constant signal values between samples, addressing real-world reconstruction challenges in hybrid analog-digital setups. The approach drew from prior concepts in pulse-code modulation (PCM), pioneered by Alec Reeves in 1937, which involved holding quantized pulse levels to reconstruct audio signals, adapting these ideas to the needs of emerging digital processing. Key developments occurred in the 1960s and 1970s, as digital control systems proliferated with the availability of minicomputers and integrated circuits, making the zero-order hold a core element in engineering analyses of sampled systems. Seminal literature, including J. R. Ragazzini and G. F. Franklin's 1958 text Sampled-Data Control Systems, explicitly incorporated the zero-order hold to simulate sampler-hold circuits in control applications, highlighting its role in transistorized relay controls and non-periodic sampling.^[1] By the 1970s, it was routinely referenced in texts on digital control for handling "staircase" or ratchet-like signal jumps, particularly in computer graphics and process control, where piecewise constant outputs approximated continuous visuals and dynamics.^[9] In the 1980s, the zero-order hold solidified as a standard in control theory discretization techniques, essential for deriving pulse transfer functions and z-transform models in hybrid systems, as detailed in influential works on computer-controlled systems. Lacking a single inventor, it evolved organically within electrical engineering as an indispensable bridge between discrete computation and continuous physical processes, influencing the design of robust digital controllers amid growing computational power.^[9]

Mathematical Models

Time-Domain Representation

The zero-order hold (ZOH) produces a continuous-time output signal that is piecewise constant, forming a staircase approximation to the original signal by maintaining each discrete sample value constant over one sampling period. This behavior arises in digital-to-analog conversion, where the ZOH circuit holds the voltage level corresponding to the current sample until the next sampling instant. The output waveform is mathematically expressed as

x_{\mathrm{ZOH}}(t) = \sum_{n=-\infty}^{\infty} x \cdot \mathrm{rect} \left( \frac{t - T/2 - nT}{T} \right),

where x denotes the discrete-time samples at sampling instants nT, T is the sampling period, and the rectangular function \mathrm{rect}(u) equals 1 for |u| < 1/2 and 0 otherwise. Each term in the summation contributes a rectangular pulse of width T and height x, centered at t = nT, ensuring the signal remains constant from nT to (n+1)T.^[10] The impulse response of the ZOH characterizes its filtering action on the impulse train formed by the samples. It is given by

h_{\mathrm{ZOH}}(t) = \mathrm{rect} \left( \frac{t}{T} - \frac{1}{2} \right)

for $0 \leq t < T, and 0 elsewhere, resulting in a rectangular pulse of height 1 and area T. This form ensures that, when convolving with the sampled impulse train \sum_{n} x \delta(t - nT), the ZOH preserves the sample amplitudes in the output staircase signal, while providing a DC gain of T that compensates for the sampling process in frequency domain. The output x_{\mathrm{ZOH}}(t) is thus the convolution x_{\mathrm{ZOH}}(t) = \left( \sum_{n} x \delta(t - nT) \right) * h_{\mathrm{ZOH}}(t).^[11] This time-domain model derives from the practical implementation in a DAC, where an input digital sample x first generates a narrow pulse whose amplitude is proportional to x, and the subsequent hold circuit—typically a sample-and-hold amplifier—integrates or clamps this pulse to produce a constant output level until the next clock edge at (n+1)T. The resulting staircase waveform directly follows from repeating this hold operation for each sample, with transitions occurring only at sampling instants.^[12]

Frequency-Domain Representation

The frequency-domain representation of the zero-order hold (ZOH) is derived from the Fourier transform of its impulse response, a rectangular pulse of width T (the sampling period) and height 1. This transform yields the frequency response

H_{\mathrm{ZOH}}(f) = T \, \mathrm{sinc}(fT) \, e^{-i \pi f T},

where \mathrm{sinc}(x) = \frac{\sin(\pi x)}{\pi x}. The sinc term describes the magnitude response, which acts as a low-pass filter with gradual attenuation across the baseband, while the exponential term introduces a linear phase shift equivalent to a pure delay of T/2.^[13]^[14] In the Laplace domain, the ZOH transfer function is

H_{\mathrm{ZOH}}(s) = \frac{1 - e^{-sT}}{s},

which models the hold operation in continuous-time analysis of sampled-data systems and corresponds to the frequency response above when considering the DC gain of T. This form facilitates the computation of system responses in hybrid continuous-discrete environments, such as control loops.^[14]^[4] Key properties of the ZOH frequency response include a gain attenuation to $2/\pi \approx 0.637 (or a loss of 3.9224 dB) at the Nyquist frequency f = 1/(2T), arising from \mathrm{sinc}(1/2) = 2/\pi. The phase lag is linear, given by \pi f T radians, reflecting the symmetric delay of the rectangular pulse. Overall, the sinc envelope imposes a droop in the passband, reducing high-frequency content and contributing to the low-pass characteristic inherent to ZOH reconstruction.^[13]^[15]^[16]

Applications

Digital-to-Analog Conversion

The zero-order hold (ZOH) is the standard model for conventional digital-to-analog converters (DACs), where it reconstructs continuous analog signals from discrete digital samples by holding each sample value constant over the sampling period until the next update. This approach is fundamental to signal reconstruction in communication and multimedia systems, enabling the conversion of digital codes—such as those from binary representations—into stepwise analog voltages that approximate the original waveform.^[3] In electrical communication applications, ZOH plays a key role in pulse-code modulation (PCM) systems used for telephony and broadcasting, where it facilitates the transformation of quantized digital samples back into analog pulses for transmission and reception. For instance, in standard PCM telephony, samples are taken at 8 kHz, and the ZOH maintains each pulse amplitude constant during the inter-sample interval to support real-time voice reconstruction in embedded devices like telephone exchanges. This enables efficient handling of voice signals in bandwidth-limited channels, ensuring compatibility with legacy infrastructure in global communication networks.^[17]^[18] A representative example is found in audio DACs, where ZOH holds sample values at the compact disc standard rate of 44.1 kHz, producing a staircase waveform that is subsequently passed through low-pass smoothing filters to attenuate high-frequency images and reduce perceptible artifacts. This configuration is widely adopted in multimedia playback systems, such as CD players and digital audio workstations, to deliver high-fidelity sound reproduction while adhering to the Nyquist criterion for frequencies up to 20 kHz.^[19]^[20] The hardware advantages of ZOH in DACs stem from its straightforward implementation using basic sample-and-hold circuits, which require minimal components like switches and capacitors, resulting in low cost and reduced power consumption suitable for integrated CMOS designs. Additionally, ZOH introduces negligible processing latency compared to more complex interpolation methods, making it ideal for real-time applications in resource-constrained environments.^[21]^[22]^[23]

Sampled-Data Control Systems

In sampled-data control systems, the zero-order hold (ZOH) serves as a critical interface between digital controllers and continuous-time analog plants, effectively discretizing the system by converting discrete control signals into piecewise-constant continuous inputs that remain constant over each sampling interval. This modeling approach assumes the input to the plant is held steady between samples, providing an exact representation for systems where actuators receive staircase-like commands, thus enabling the analysis and design of hybrid continuous-discrete feedback loops.^[24]^[25] The ZOH facilitates the derivation of pulse transfer functions in the z-domain, which are essential for obtaining discrete-time equivalents of continuous state-space models, such as \dot{x} = Ax + Bu and y = Cx + Du, transformed to x[k+1] = A_d x + B_d u. This discretization supports the digital implementation of classical controllers like PID and the design of state observers, allowing engineers to tune parameters in the discrete domain while preserving the underlying continuous dynamics at sampling instants.^[25] In practical applications, such as industrial automation and robotics, the ZOH is routinely employed to hold actuator commands—for instance, motor voltages or valve positions—constant over sampling periods, ensuring stable operation of processes like conveyor systems or robotic manipulators. This is particularly evident in simulation environments like MATLAB/Simulink, where the ZOH block models the digital-to-analog conversion in closed-loop designs, aiding in the prototyping of control strategies for real-time systems.^[24] One key benefit of incorporating the ZOH in these systems is its compatibility with z-transform-based stability analysis, which simplifies the evaluation of closed-loop poles and margins in the discrete domain, provided the sampling rate exceeds 10 times the system's bandwidth to minimize aliasing and ensure accurate representation of dynamics.^[25]^[26]

Comparisons

With First-Order Hold

The zero-order hold (ZOH) reconstructs a continuous signal by maintaining a constant value equal to the most recent sample until the next sampling instant, effectively using a zero-order polynomial approximation. In contrast, the first-order hold (FOH) reconstructs the signal by connecting consecutive samples with straight-line segments, employing a first-order linear interpolation that assumes a ramp between the current and previous sample values.^[11]^[27] In terms of waveform characteristics, ZOH produces a discontinuous, staircase-like output with abrupt steps at each sampling point, which can introduce visible artifacts in applications sensitive to transitions. FOH generates a smoother, continuous waveform resembling triangular pulses, as it linearly interpolates between samples, thereby mitigating sharp discontinuities and high-frequency artifacts associated with ZOH.^[11]^[27] Performance-wise, FOH provides advantages in frequency response over ZOH, exhibiting less attenuation or "droop" in the passband; for instance, ZOH's sinc-shaped response causes a -3 dB droop at approximately 0.444 times the sampling frequency, while FOH's triangular impulse response yields a flatter magnitude response with reduced energy loss to higher-frequency images. However, it demands greater computational resources for linear extrapolation or interpolation compared to the simpler constant-hold operation of ZOH, making ZOH preferable for real-time systems with limited processing power.^[28]^[29]^[27] ZOH finds widespread use in basic digital-to-analog converters (DACs) where simplicity and low latency are prioritized, such as in standard audio or control applications. FOH, on the other hand, is employed in more advanced scenarios like video rendering and graphics simulation to alleviate "ratchet" effects—jarring stepwise jumps that distract users—by delivering smoother visual transitions even with coarse sampling rates.^[11]^[27]

With Ideal Sinc Reconstruction

The ideal reconstruction process, grounded in the Nyquist-Shannon sampling theorem, utilizes sinc interpolation to achieve perfect recovery of a bandlimited continuous-time signal from its discrete samples, assuming the sampling frequency exceeds twice the signal's maximum frequency.^[11] In opposition, the zero-order hold (ZOH) performs reconstruction by maintaining each sample's value constant across the entire sampling period via rectangular pulses, thereby approximating the ideal but introducing inaccuracies, especially in suppressing components beyond the Nyquist band.^[16] A primary distinction arises in their interpolation approaches: the sinc method delivers a seamless, theoretically infinite-duration interpolation that preserves the original signal without introducing distortion for bandlimited inputs, while the ZOH yields a stairstep waveform prone to generating spectral images and frequency-dependent attenuation, often requiring subsequent analog low-pass filtering to approximate better fidelity.^[11]^[16] From a theoretical standpoint, the ZOH serves as a rudimentary low-pass filter mimicking the sinc's role in reconstruction, yet it incurs extra phase delay and gain reduction particularly at elevated frequencies near the Nyquist limit, deviating from the ideal's flat response.^[16]^[11] Consequently, sinc-based reconstruction demands substantial computational resources and operates non-causally, relying on lookahead and unbounded processing, rendering it impractical for most hardware implementations; conversely, the ZOH's causal nature and simplicity in digital-to-analog converters make it a preferred, efficient choice for real-world sampled-data systems despite its imperfections.^[11]^[16]

Effects and Limitations

Signal Distortion Characteristics

The zero-order hold (ZOH) introduces attenuation in the frequency response due to its inherent low-pass filtering effect, characterized by a sinc-shaped magnitude response. This attenuation, often referred to as droop, causes progressive signal loss at higher frequencies within the baseband, degrading amplitude fidelity for components approaching the Nyquist frequency (f_s/2, where f_s is the sampling frequency). For instance, at the Nyquist frequency, the attenuation factor is $2/\pi \approx 0.637 (or approximately -3.92 dB), reflecting the envelope of the sinc function \mathrm{sinc}(f T), where T = 1/f_s is the sampling period.^[13] Aliasing effects are exacerbated by the ZOH because its rectangular time-domain pulse generates a spectrum with repeating lobes that extend beyond the Nyquist frequency, allowing high-frequency images to fold back into the baseband without sufficient suppression. This imaging distorts the reconstructed signal by superimposing aliased components onto the desired low-frequency content, particularly in the absence of dedicated anti-imaging filters following the digital-to-analog conversion. The mean square error in the modulation transfer function from such aliasing and ZOH reconstruction can be quantified as the sum of attenuated original harmonics and their replicas, highlighting the combined distortion mechanism.^[30]^[31] Phase distortion from the ZOH manifests as a linear phase lag of \pi f T radians (equivalent to a constant group delay of T/2), which introduces timing shifts in the reconstructed signal. This lag affects synchronization in applications like control loops, where it can reduce phase margins by accumulating delay across frequencies, potentially destabilizing the system if not compensated. In digitally driven linear systems, the phase lag alone can reach -180f T degrees at higher frequencies, significantly altering Bode plot characteristics compared to continuous-time equivalents.^[32] In control systems, the ZOH's distortions can shift stability boundaries by altering the effective gain and phase margins, necessitating higher sampling rates to maintain approximation validity to the continuous case. A common guideline is to select a sampling rate at least 20 times the closed-loop system bandwidth to minimize these effects and ensure digital controller performance closely matches analog designs.^[33]

Practical Implementation Issues

In hardware implementations, sample-and-hold circuits used for zero-order hold (ZOH) are prone to droop, where the held voltage on the capacitor discharges due to leakage currents from switches or buffer bias, potentially causing errors exceeding ½ least significant bit (LSB) over the hold period if not minimized.^[34] Aperture jitter, manifesting as picosecond-level variations in sampling instant, introduces amplitude errors proportional to the input signal's slew rate, degrading signal-to-noise ratio (SNR) especially at high frequencies, with typical requirements below 50 ps RMS for precision applications.^[34] To address these, fast switches with low on-resistance and minimal charge injection, such as CMOS or GaAs-based designs, are essential for rapid capacitor isolation, while low-noise amplifiers (e.g., with noise densities under 10 nV/√Hz) buffer the hold capacitor to suppress added noise and droop from bias currents.^[34]^[35] In software and simulation environments like Simulink, ZOH blocks model ideal constant holding over the sample period but overlook real-world computational delays, which can introduce phase lags equivalent to one or more sample times and lead to oscillatory or unstable system responses if unaccounted for.^[36] Compensation involves incorporating dedicated delay blocks or redesigning controllers in the discrete domain to stabilize the model, with minimal inherent computational overhead for ZOH itself but increased complexity from added filtering or linearization steps during analysis.^[36] Mitigation strategies for ZOH-induced distortions include analog post-filters following the DAC to counteract the sinc roll-off, achieving flatness within 0.1 dB up to 50% of the Nyquist frequency by approximating the inverse sinc response with simple RC networks.^[13] Oversampling at rates several times the Nyquist frequency reduces quantization noise and eases analog filtering demands, though it amplifies the ZOH's droop and jitter sensitivities.^[13] For high-speed DACs, these techniques involve power consumption tradeoffs, as current-steering architectures scaling to multi-GS/s rates demand increased drive currents and supply voltages, potentially raising power by factors of 10–100 per bit of resolution while balancing speed and linearity.^[37] Common pitfalls in embedded systems arise from clock synchronization errors, where domain crossings between asynchronous clocks violate setup/hold times, amplifying ZOH artifacts like inter-sample distortion through jitter accumulation.^[38] In high-frequency RF applications, ZOH limitations manifest as severe bandwidth constraints and nonlinear distortion in signal chains, necessitating precise clock phase alignment to maintain SNR above 60 dB, often requiring hybrid mitigation with digital pre-distortion.^[39]

References

[1]
7.2: Pulse Transfer Function - Engineering LibreTexts
Jun 19, 2023 · A zero-order hold (ZOH) reconstructs a piece-wise constant signal from a number sequence and represents a model of the digital-to-analog ...
[2]
[PDF] 16.06 Principles of Automatic Control, Lecture 29
Zero Order Hold - Holds a constant value analog signal for one period. Discrete Time Control Time line. Control Computer calculates next value of u. Control ...
[3]
[PDF] Chapter 3
ZERO-ORDER HOLD. If n = 0 in the above equation, we have a zero order hold so that h(kT + τ) = x(kT). 0 ≤ τ < T, k = 0, 1, 2, ···. 2. Page 3. Transfer Function ...
[4]
[PDF] 4.5 From Laplace Transform to the
The zero-order hold “sampling” of a continuous-time signal leads to another continuous-time signal that has a staircase form as presented in Figure 4.12 using ...
[5]
Implement zero-order hold sample period - Simulink - MathWorks
The Zero-Order Hold block holds its input for the sample period you specify. If the input is a vector, the block holds all elements of the vector for the same ...
[6]
None
Summary of each segment:
[7]
Signal Sampling and Reconstruction - Patrick Schaumont
Zero-order Hold is an effect in the signal reconstruction process where imperfect reconstruction is used instead of ideal sinc interpolation. A zero-order hold ...
[8]
Sampled-data Control Systems - Google Books
"This book deals with the theory of sampled-data systems, a subject which has been of increasing interest and importance to engineers and scientists for the ...
[9]
(PDF) Digital Control of Dynamic Systems - ResearchGate
Here, ZOH denotes the zero-order hold operator, and z −1 represents the inherent one-sample delay introduced by digital control implementation. ...<|separator|>
[10]
[PDF] Untitled - Purdue Engineering
sine (rk/T) ... Zero Order Hold Reconstruction xr(t). -T. T. 2T. 3T t t – T/2 — mT. T x,(t) = Σ ...
[11]
[PDF] 17 Interpolation - MIT OpenCourseWare
In the frequency domain, then, the zero-order hold corresponds to processing the samples with an approximation to a lowpass filter corresponding to the.Missing: definition | Show results with:definition
[12]
[PDF] Sampling and Reconstruction
• zero-order hold: This means simply that the value of the each sample y(n) is held constant for duration T, so that x(t) = y(n) for the time interval from ...<|control11|><|separator|>
[13]
Equalizing Techniques Flatten DAC Frequency Response
Aug 20, 2012 · Actual DACs use a zero-order hold to hold the output voltage for one update period (c), which causes output-signal attenuation by the sinc ...
[14]
https://eng.libretexts.org/Bookshelves/Industrial_and_Systems_Engineering/Introduction_to_Control_Systems_(Iqbal)/07%3A_Design_of_Sampled-Data_Systems/7.02%3A_Pulse_Transfer_Function
[15]
[PDF] Dynamic Evaluation of High Speed, High Resolution D/A Converters
The sine x/x_roll-off how- ever, will attenuate a signal at the. Nyquist limit by 3.92 dB as compared to frequencies at the low end of the spectrum. Demanding ...Missing: zero | Show results with:zero
[16]
[PDF] EE 424 #1: Sampling and Reconstruction
Jan 13, 2011 · We consider two reconstruction schemes: • ideal reconstruction (with ideal bandlimited interpolation),. • reconstruction with zero-order hold.Missing: alternative | Show results with:alternative
[17]
Pulse Code Modulation - an overview | ScienceDirect Topics
The output of a sampling circuit with a zero-order hold (ZOH) is one example of a PAM signal. •. Pulse position modulation (PPM) A pulse of fixed width and ...
[18]
[PDF] Digital Transmission of Analog Signals: PCM, DPCM and DM
ZOH is the zero order hold (Example 1.15) with the impulse response. ( ) t ... For PCM telephony, the sampling frequency used is 8 kHz. As can be seen ...
[19]
[PDF] Discrete Values & Noise • Digital-to-Analog Conversion - MIT
Reconstruction Filter. Sample Method. Impluses are hard to engineer, so a zero-order sample & hold is often used to produce the discrete time waveform. See ...
[20]
[PDF] Analog Building Blocks - MIT
The frequency response of human ears essentially drops to zero above 20kHz. So the “Red Book” standard for CD Audio chose a 44.1kHz sampling rate, yielding a.
[21]
[PDF] High Speed, Digital-to-Analog Converters Basics (Rev. A)
The DACs sampling nature creates the analog output to have a zero order hold function at each sample. This is shown pictorially in Figure 10 and Figure 11. The ...
[22]
[PDF] Sebastian Hoyos - Texas A&M University
Why CMOS? Desired features: ❑ Low cost. ❑ Low power. ❑ High integration ... The only attenuation is provided by the sinc response of the zero-order-hold.
[23]
[PDF] REAL-TIME DSP LABORATORY2: - Colorado State University
... DAC, which outputs an analog stair-step changing at the sample rate fs. A DAC which operates this way is called a zero-order-hold DAC. Finally, an analog ...
[24]
Continuous-Discrete Conversion Methods - MATLAB & Simulink
The Zero-Order Hold (ZOH) method provides an exact match between the continuous- and discrete-time systems in the time domain for staircase inputs. The ...
[25]
[PDF] Sampling and Sampled-Data Systems
5.4.1 Step-Invariant discretization of linear systems. We can now consider the discrete-time system obtained by putting a zero-order hold device H and sampling.Missing: early | Show results with:early
[26]
https://www.ni.com/docs/en-US/bundle/labview-control-design-and-simulation-module/page/lvsysidconcepts/si_sampling_rate.html
[27]
[PDF] First-order-hold interpolation digital-to-analog converter with ...
When the input comes from a first-order system, software compensation may cause the FOHI DAC to perform as an FOHE DAC, which, although its output is not as ...Missing: literature | Show results with:literature
[28]
Why DAC and ADC responses droop - EDN Network
Jul 6, 2020 · Stretching each sample's voltage out to “fill the space available” is an example of a zero‑order hold. The output frequency spectrum of such ...
[29]
[PDF] Improving the Closed-Loop Tracking Performance Using the First
The simplicity, negative realness, and interlacing properties of the sampling zeros of ZOH and FOH sampled systems are proven for the first time in literature.
[30]
[PDF] Understanding AWG70000A Series Frequency Response and DAC ...
the "zero order hold" characteristic of sampling. These zero order hold effects can cause multiple unwanted harmonics above f the Nyquist frequency. It also ...<|separator|>
[31]
https://opg.optica.org/josaa/abstract.cfm?uri=josaa-13-7-1477
[32]
[PDF] effect of digitally computed drives - on performance of continuous
and phase. However, the major differences occur in phase; in fact, the phase lag of a zero-order hold alone is -180(WT/2T) deg. First-order compensation ...
[33]
[PDF] ELG4157: Digital Control Systems
Zero-Order Hold. • The Zero-Order Hold block samples and holds its input for the specified sample period. • The block accepts one input and generates one ...
[34]
[PDF] MT-090: Sample-and-Hold Amplifiers - Analog Devices
Measuring aperture jitter error in a SHA requires a jitter-free sampling clock and analog input signal source, because jitter (or phase noise) on either signal ...
[35]
Sample-and-Hold Errors: How to Minimize Droop and Aperture Jitter
Jul 17, 2025 · 1. **Use Low-Jitter Clocks**: Utilizing a high-quality clock source with low phase noise can significantly reduce aperture jitter. Crystal ...
[36]
Model Computational Delay and Sampling Effects - MathWorks
The Zero-Order Hold block models the effect of sampling on the response of the system. Finally, the speed controller, which is implemented using a PID ...
[37]
[PDF] Designing High Speed Current Steering Digital to Analog Converter ...
May 17, 2019 · DAC FUNDAMENTALS. 5. Ideal DAC response. An ideal non-return to zero (NRZ) DAC response essentially acts as a zero-order sample and hold block ...
[38]
Understanding Clock Domain Crossing (CDC) - EETimes
A clock domain crossing occurs whenever data is transferred from a flop driven by one clock to a flop driven by another clock.
[39]
In-situ nonlinear calibration of a RF signal chain - Analog Devices
In this case, the DAC synthesizes u as a zero-order hold (ZOH) sequence of the form cos(ωt + ɸ0). Tones at multiple frequencies ω are generated, ensuring ...