Fact-checked by Grok 2 weeks ago

Differential nonlinearity

Differential nonlinearity (DNL) is a fundamental specification in data converters, such as analog-to-digital converters (ADCs) and digital-to-analog converters (DACs), that measures the deviation between the actual size of a single code transition step and the ideal step size of one least significant bit (LSB) in the device's transfer function. In an ideal converter, each successive digital code corresponds to a uniform analog step of exactly 1 LSB, where 1 LSB equals the full-scale range (FSR) divided by 2^N (N being the resolution in bits); DNL quantifies any variation from this uniformity. For ADCs, DNL specifically assesses the difference in analog input voltage widths required to trigger adjacent output codes, calculated as DNL = [(V_{D+1} - V_D) / V_{LSB-ideal}] - 1, where V_D is the analog voltage at code D and V_{LSB-ideal} is the ideal LSB voltage. In DACs, it evaluates the variation in output voltage steps for incremental inputs, with a similar formula adapted to output levels. Expressed in units of LSB or as a of FSR, DNL errors arise from imperfections, component mismatches, or effects in the converter's , such as in successive approximation register () or ADCs. A critical threshold is |DNL| ≤ 1 LSB, which ensures a monotonic and prevents issues like missing codes in ADCs (where a step smaller than 1 LSB skips an output code) or non-monotonic behavior in DACs (where the output decreases despite increasing input codes). DNL greater than 1 LSB in magnitude can degrade overall system performance, including (SNR) and (SFDR), particularly in high-speed applications like communications or . Unlike (INL), which measures cumulative deviation from a best-fit straight line across the entire range, DNL focuses on local step-by-step linearity and serves as a building block for INL, since INL is the of DNL errors. Measurement of DNL typically involves applying a precise voltage ramp or histogram testing to capture the transfer function, using tools like high-accuracy reference DACs, logic analyzers, or servo loops to resolve fine transitions, especially for high-resolution or fast converters. In practice, techniques such as dithering can mitigate DNL effects by introducing controlled noise to average out errors, improving effective resolution in noisy environments. DNL specifications are essential in datasheets from manufacturers, guiding selection for precision applications where linearity directly impacts accuracy, such as in medical imaging, audio processing, or sensor interfaces.

Fundamentals

Definition

Analog-to-digital converters (ADCs) perform quantization by dividing a continuous analog input signal into a finite number of discrete levels, each corresponding to a unique digital output code, typically represented in binary form. This process inherently introduces errors due to the finite , where the smallest distinguishable change in the analog input is known as one least significant bit (LSB), defined as the full-scale input range divided by the number of possible output codes. Differential nonlinearity (DNL) is a key performance metric for ADCs that quantifies the deviation in the actual step size—or transition width—between two adjacent digital output codes from the ideal step size of 1 LSB. Specifically, it measures how much the width of each code bin (the analog input range assigned to a particular code) differs from the average or ideal bin width, expressed in units of LSB. This metric highlights local inconsistencies in the ADC's transfer function, distinct from broader linearity issues. Unlike integral nonlinearity (INL), which assesses the cumulative deviation from an ideal straight-line transfer characteristic, DNL evaluates individual step variations. While this section focuses on ADCs, analogous definitions apply to DACs, where DNL measures deviations in output voltage steps. The concept of DNL emerged in the and amid early developments in converter static specifications, including , monotonicity, and no missing codes. Early references appear in technical literature on converters, with formal in IEEE Std 1241-2000 for terminology and test methods for analog-to-digital converters. For illustration, consider a 3-bit with an ideal full-scale range divided into 8 codes, each spanning 1 LSB. If the actual transition widths between codes are 0.9 LSB and 1.1 LSB for two adjacent steps, the corresponding DNL values would be -0.1 LSB and +0.1 LSB, respectively, indicating minor deviations from ideality.

Comparison to Integral Nonlinearity

Differential nonlinearity (DNL) and (INL) are both critical metrics for assessing the linearity errors in analog-to-digital converters (ADCs), but they capture distinct aspects of the device's . DNL quantifies the local deviations in the size of individual steps between adjacent digital codes, measuring how much each transition differs from the ideal step width of one least significant bit (LSB), without accumulating errors across the full range. In contrast, INL evaluates the global, cumulative deviation of the entire from an ideal straight line drawn between the endpoints, reflecting the overall shape distortion after accounting for and errors. A key relationship between the two arises from the fact that INL represents the accumulation of DNL errors over successive codes; small local step irregularities in DNL can compound, leading to progressively larger deviations in INL as one moves across the 's output range. For instance, if an exhibits several minor positive DNL errors in early codes—each slightly larger than 1 LSB—these would sum up, potentially causing a substantial INL deviation at the full-scale endpoint, bending the transfer curve away from the ideal line. This accumulation highlights DNL's role as a building block for INL, where isolated step anomalies propagate into broader nonlinearity. In monotonic ADCs, DNL ≥ -1 LSB ensures no missing codes, preventing any transition from skipping an entire digital output level, whereas INL lacks such a strict and can exceed multiple LSBs depending on the cumulative effects. A DNL exceeding +1 LSB might still allow all codes to appear but could indicate , while a value below -1 LSB guarantees non-monotonic behavior and missing codes. For example, in a 4-bit , a single DNL less than -1 LSB at one transition would cause the subsequent code to be skipped, creating a local gap that immediately affects INL at that point and further distorts the cumulative linearity downstream. This bound on DNL is essential for maintaining code completeness, directly influencing but not fully determining the broader INL profile.

Mathematical Formulation

Core Formula

In an ideal analog-to-digital converter (ADC) with N bits and full-scale range V_{FS}, the transfer function is a uniform staircase where the digital output code k (ranging from 0 to $2^N - 1) corresponds to an analog input voltage V_{in} in the interval [k \cdot \mathrm{LSB}, (k+1) \cdot \mathrm{LSB}), with the ideal least significant bit (LSB) step size defined as \mathrm{LSB} = V_{FS} / 2^N. The transition points between consecutive codes occur precisely at multiples of LSB, ensuring each code bin spans exactly one LSB in width. In a real ADC, deviations in the internal circuitry cause the actual transition voltages V_{trans,i} (where i denotes the transition from code i-1 to code i) to vary from their ideal positions, resulting in non-uniform bin widths W_i = V_{trans,i+1} - V_{trans,i}. These widths represent the analog input range that produces a specific output code i, and can be estimated experimentally using code density tests, such as histogram methods with a uniform or ramp input, where the relative frequency of each code is proportional to its bin width: W_i \approx ( \mathrm{hits}_i / \mathrm{total \ hits} ) \cdot V_{FS}. The differential nonlinearity (DNL) quantifies the deviation of each actual width from the , normalized to LSB units for the i-th (with i = 1 to $2^N - 1): \mathrm{DNL}_i = \frac{W_i - \mathrm{LSB}}{\mathrm{LSB}} = \frac{W_i}{\mathrm{LSB}} - 1 Here, W_i is the actual width of the i-th in volts, \mathrm{LSB} is the step size, and DNL is expressed in LSBs; a value of \mathrm{DNL}_i = -1 LSB indicates a missing code, while |\mathrm{DNL}_i| < 1 LSB ensures monotonicity. For the first and last bins, special handling applies in some definitions: the first bin (code 0) spans from 0 to the first (ideally 1 LSB but often starting at 0.5 LSB after calibration), and the last bin (code $2^N - 1) extends to V_{FS} (ideally ending at V_{FS} - 0.5 LSB); DNL is typically not computed for these edge bins, or their widths are adjusted assuming and errors are calibrated out. For digital-to-analog converters (DACs), the formulation is analogous but focuses on output voltage steps. In an ideal N-bit DAC, the output voltage for code k is V_{out,k} = k \cdot \mathrm{LSB}, where \mathrm{LSB} = V_{FS} / 2^N, and the step between consecutive codes k and k+1 is ideally 1 LSB. The actual step size is S_k = V_{out,k+1} - V_{out,k}, and the DNL for the k-th step is: \mathrm{DNL}_k = \frac{S_k - \mathrm{LSB}}{\mathrm{LSB}} = \frac{S_k}{\mathrm{LSB}} - 1 DNL in DACs is measured using precise digital code sequences and high-accuracy voltage measurements, with |\mathrm{DNL}_k| < 1 LSB ensuring monotonicity. Edge steps (first from code 0 and last to code $2^N - 1) are handled similarly to ADCs, often with calibration adjustments.

Step Size Deviation

Differential nonlinearity (DNL) deviations beyond certain thresholds can compromise the functionality of an analog-to-digital converter (ADC). Specifically, a DNL value less than -1 LSB signifies a code transition step smaller than the ideal, resulting in missing codes where specific digital outputs are unattainable for any input voltage, accompanied by non-monotonic behavior in the transfer function. In contrast, a DNL exceeding +1 LSB corresponds to an excessively wide step, potentially leading to duplicate codes as a broader range of analog inputs map to the same digital output. These thresholds ensure monotonicity and complete code coverage when |DNL| ≤ 1 LSB, as specified in standard ADC datasheets. Advanced interpretations of DNL account for systematic errors like gain and offset. Offset errors shift the entire transfer curve uniformly and thus do not influence DNL, which measures relative step variations independent of absolute positioning. Gain errors, arising from uniform scaling of the full-scale range, similarly leave DNL unaffected because the ideal LSB is derived from the measured full scale, isolating DNL to local inconsistencies rather than global proportionality. However, non-uniform gain variations, such as those from component mismatches in pipeline stages, directly manifest as DNL errors by altering individual step sizes disproportionately. To illustrate, consider an 8-bit with a 10 V full-scale range, yielding an ideal LSB of approximately 0.039 V (10/256). If an observed step measures 0.035 V, the DNL computes to (0.035 - 0.039)/0.039 ≈ -0.1 LSB using the standard step size deviation relative to the ideal, highlighting a minor contraction without threshold violation. Such deviations aggregate to impact resolution; when the root-mean-square () DNL surpasses 0.5 LSB, it elevates quantization beyond the ideal ±0.5 LSB , limiting the effective number of bits (). For example, a ±0.5 LSB DNL reduces by about 3 dB, equating to a 0.5-bit .

Measurement and Characterization

Testing Methods

Testing differential nonlinearity (DNL) in analog-to-digital converters (ADCs) typically involves applying precise input signals and capturing output codes to evaluate deviations in code transition widths from the ideal least significant bit (LSB) size. A common basic setup uses a high-precision (DAC) or an (AWG) to produce a stable input signal, such as a linear ramp or , while the ADC under test digitizes the signal and records the output codes using a system or . This configuration ensures the input signal spans the ADC's full-scale range with minimal distortion, requiring test equipment with resolution and stability exceeding that of the device under test by at least a factor of 10 to avoid introducing errors. For digital-to-analog converters (DACs), DNL measurement involves sequentially applying digital input codes from 0 to and measuring the corresponding analog output voltages using a high-precision or system. The step size between adjacent codes is calculated, and DNL is determined as the deviation of each step from the ideal LSB size ( divided by 2^N), expressed in LSB units. This direct method requires stable power supplies and to minimize and drift, with averaging over multiple measurements to achieve high accuracy. In code density testing for ADCs, a slow-rising linear ramp or a sine wave with amplitude slightly less than full-scale is applied to the ADC input, allowing the signal to transition through all possible output codes multiple times over numerous cycles. The ramp generator or AWG must exhibit low noise and high linearity to uniformly populate the code bins, with the input frequency chosen to be much slower than the ADC's sampling rate to minimize dynamic effects like aperture jitter. This method relies on the statistical distribution of output codes to infer transition levels, enabling DNL assessment without direct measurement of every code boundary. The IEEE Std 1241-2023 provides standardized procedures for DNL measurement in , including transition counting methods that detect code transitions by applying a feedback loop with a DAC to locate points where the ADC output oscillates between adjacent at a 50% transition probability. Endpoint methods complement this by evaluating DNL at the extremes of the using precise voltage references to determine boundary deviations. These approaches ensure reproducibility across manufacturers and users, specifying test conditions such as stability and ambient . Practical considerations in DNL testing emphasize mitigation through ensemble averaging of 10,000 to 1,000,000 conversions across multiple records to achieve accuracy within 0.1 LSB, depending on the ADC's and desired confidence level. Low-pass filtering on the input signal and addition of low-level can further reduce quantization and effects, while overdriving the input by at least twice the standard deviation of the ensures reliable transitions without clipping. Tests are conducted under nominal operating conditions, with results reported in LSB units relative to the ideal step size derived from the ADC's gain.

Histogram Analysis

Histogram analysis serves as a fundamental data processing step in characterizing differential nonlinearity (DNL) of analog-to-digital converters (ADCs) by leveraging the statistical distribution of output codes to estimate code transition widths. This method assumes an input stimulus that promotes uniform code density across the ADC's range, allowing deviations from ideal uniformity to reveal local nonlinearities. The core process involves acquiring a large set of ADC samples—typically on the order of millions to ensure statistical reliability—and constructing a histogram H_i, where H_i denotes the count of occurrences for each digital code i. From this histogram, the width of each code transition W_i is estimated as W_i = \frac{H_i}{\text{total_samples}} \times \frac{\text{full_scale}}{2^N}, where total_samples is the total number of acquired samples, full_scale is the ADC's input range, and N is the number of bits; this formulation normalizes the observed code densities to ideal step sizes under uniform excitation. The algorithm for performing histogram analysis follows a structured sequence to derive DNL values accurately. First, an input signal is generated to achieve uniform code density, such as a slow linear ramp or a triangular wave that spans slightly beyond the full-scale range, ensuring all codes are exercised proportionally to their ideal widths. Second, the ADC outputs are sampled over multiple periods, and the histogram H_i is built by incrementing counters for each observed code. Third, transition widths W_i are computed either directly from the histogram counts for uniform stimuli or via cumulative distribution functions for signals like sine waves, where probabilities are adjusted based on the input's probability density function. Finally, the DNL for each transition is calculated by comparing W_i to the ideal LSB size, typically expressed in LSB units as \text{DNL}_i = \frac{W_i - \text{LSB}}{\text{LSB}}, with aggregation across transitions providing the overall DNL profile. This approach, standardized in IEEE Std 1241-2023, enables precise quantification of step-size variations without requiring direct threshold voltage measurements. Software tools facilitate efficient implementation of histogram generation and DNL computation, with offering built-in blocks for stimulus generation, buffering to handle transient effects, and -based linearity assessment, including bias corrections like -0.5 LSB shifts to align with ideal transfer functions. Similarly, supports automated workflows for testing, incorporating sinusoidal or ramp-based methods to compute DNL through graphical programming interfaces that streamline and analysis. To address underpopulated bins—which arise from insufficient samples in sparse code regions and can skew W_i estimates—practices include acquiring at least 10 counts per bin via extended sampling or applying mild smoothing filters to interpolate low-count bins while preserving overall distribution integrity. Several error sources can compromise the accuracy of histogram-based DNL analysis. Quantization inherent to the process broadens bins, potentially masking small DNL errors below the and requiring higher sample volumes or low- stimuli like waveforms to enhance . Additionally, extracting pure differential nonlinearity— which captures local deviations in individual code widths—demands separation from effects, as cumulative offsets can propagate through the histogram; this is achieved by endpoint-fitting techniques or baseline corrections during W_i computation, though improper handling may inflate apparent DNL magnitudes.

Effects and Implications

Performance Impacts

Differential nonlinearity (DNL) errors in analog-to-digital converters (ADCs) significantly degrade overall by contributing to the total unadjusted error (TUE), which encompasses the combined effects of , , (INL), and DNL deviations from the ideal . TUE is typically calculated as the root-sum-square of these individual error components, expressed in least significant bits (LSBs), and represents the maximum deviation between the actual and ideal ADC output for a given input. Since INL is the cumulative sum of DNL errors across code transitions, the maximum DNL directly bounds the potential INL magnitude, with the INL magnitude depending on the accumulation of DNL errors across code transitions, thereby limiting the ADC's static even after and corrections. High DNL also reduces the effective resolution of an by worsening the signal-to-noise and distortion ratio (), which in turn lowers the (ENOB). ENOB is computed as ENOB = ( - 1.76) / 6.02, where accounts for both noise and harmonic distortions introduced by nonlinearity; poor DNL exacerbates quantization noise and distortion, directly degrading and thus ENOB. For instance, in a 12-bit , an INL of ±2 LSB (influenced by DNL accumulation) can reduce effective accuracy to approximately 10 bits. In dynamic testing, DNL further impacts performance metrics like (SNR) by quantifying step deviations under varying input signals. DNL introduces additional noise beyond ideal quantization, with the total noise power given by P_{\text{total}} = \frac{(LSB)^2}{12} + \frac{(DNL \cdot LSB)^2}{3}, leading to an SNR reduction of approximately 3.01 for a DNL of ±0.5 LSB compared to an ideal case, effectively halving the noise-free for certain input signals. At the system level, particularly in pipeline ADCs, inter-stage DNL mismatches—often arising from capacitor mismatches in multiplying digital-to-analog converters (MDACs)—induce errors that propagate through subsequent stages, amplifying overall and reducing the ADC's across its full range. These mismatches can cause inter-stage deviations of up to several percent, directly contributing to INL and TUE in multi-stage architectures without digital correction. Similar performance impacts occur in digital-to-analog converters (DACs), where high DNL can lead to non-monotonic transfer functions, causing output glitches and reducing the effective resolution by increasing distortion and noise in the analog output signal.

Signal Distortion

Differential nonlinearity (DNL) in analog-to-digital converters (ADCs) manifests as irregularities in the quantization steps of the transfer function, leading to harmonic distortion in the digitized signal. These non-uniform steps introduce nonlinearities that generate both even and odd harmonics in the output spectrum, particularly when processing sinusoidal inputs. For instance, passing a sine wave through an ADC with significant DNL errors results in harmonic tones that degrade the total harmonic distortion (THD), reducing overall signal fidelity. This distortion arises because the varying step widths cause abrupt transitions in the time domain, which translate to higher-order frequency components in the spectrum. In the amplitude domain, DNL contributes to (INL), which accumulates these step deviations and causes systematic errors in signal representation, especially for or low-frequency inputs. Non-uniform quantization steps lead to amplitude inaccuracies, where the output codes do not proportionally match the input levels, resulting in a form of integral distortion. For a input, this can produce effects akin to clipping at code transition boundaries, as larger or smaller steps distort the waveform's peaks and troughs unevenly, amplifying errors in amplitude reconstruction. Such distortions are evident in the transfer curve, where deviations from the ideal linear response create irregular step widths, further exacerbating inaccuracies for signals spanning multiple codes. In dynamic scenarios, particularly within oversampled ADCs such as sigma-delta modulators, DNL induces specific artifacts like idle tones and limit cycles. These occur due to the interaction between the modulator's loop and the quantizer's DNL errors, generating spurious low-level tones in the output even for constant inputs. Idle tones appear as stable, undesired components that degrade signal-to-noise performance, while limit cycles represent periodic oscillations in the modulator's state, often linked to multi-bit quantizer nonlinearities. For high- inputs, these transfer curve deviations amplify , as the rapid signal variations highlight the non-ideal step transitions, leading to increased spurious content across the frequency band. In DACs, DNL-induced signal similarly produces components and glitches, where non-uniform output steps cause uneven progression, leading to increased THD and potential in systems or generation.

Mitigation Techniques

Design Strategies

In successive approximation register () analog-to-digital converters (s), segmented digital-to-analog converters (DACs) represent a key architectural choice for minimizing differential nonlinearity (DNL) by balancing unit elements and mitigating mismatch effects. These designs typically combine binary-weighted and -coded sections, where higher significant bits use thermometer coding to distribute errors evenly across multiple unit elements, reducing the impact of individual component variations on transition steps. For instance, a 7-bit segmented DAC in a SAR ADC employs a 4-bit thermometer-coded upper section and a 3-bit binary-coded lower section, ensuring monotonicity and suppressing glitches that exacerbate DNL, achieving measured DNL values of -0.61/+0.84 LSB without . This approach also allows smaller unit capacitances, such as 250 aF, to maintain linearity while lowering power consumption compared to fully binary-weighted alternatives. Component matching techniques are essential in flash ADCs, where resistor ladders generate reference voltages, and mismatches directly contribute to DNL errors at code transitions. Laser trimming during fabrication adjusts resistor values to achieve tight matching, typically targeting less than 0.1% relative variation to ensure DNL remains below 0.5 LSB, preventing missing codes and non-monotonic behavior. In R-2R ladder structures common to these ADCs, such trimming corrects for process-induced deviations, with modern implementations often relying on well-matched thin-film resistors that obviate the need for extensive post-trimming in high-volume production. Process choices significantly influence matching quality and thus DNL performance in ADCs. Bipolar processes historically provide superior inherent matching for current sources and due to stable characteristics, making them suitable for high-speed ADCs where DNL sensitivity to offset is critical. In contrast, complementary metal-oxide-semiconductor () technologies leverage for capacitor and matching in SAR and pipelined ADCs, offering lower power and integration advantages, though they require larger device areas to compensate for mismatch. According to Pelgrom's mismatch model, random variations in CMOS transistors and capacitors scale inversely with the of active area, so smaller geometries improve density and speed but demand proportionally larger layouts to achieve equivalent matching and limit DNL, often introducing trade-offs with offset voltages. Design trade-offs become pronounced with increasing bit resolution, as DNL sensitivity heightens due to shrinking least significant bit (LSB) sizes. For an 8-bit , component matching on the order of 0.4% may suffice for DNL under 1 LSB, but scaling to 12 bits necessitates approximately 16-fold tighter absolute matching (e.g., <0.025%) to maintain similar DNL bounds, as errors that are negligible relative to a larger LSB become dominant. This escalation drives area and penalties, with segmented architectures or often employed to relax matching requirements without sacrificing . Recent advances as of 2025 include design-technology co-optimization with novel materials like MoS₂ for ADCs, achieving DNL as low as 0.072 LSB, and automated generation tools for process-portable converters to enhance in scaled nodes.

Calibration Approaches

Digital calibration techniques for differential nonlinearity (DNL) in analog-to-digital converters (ADCs) primarily involve post-processing to correct and offset mismatches in sub-stages, enabling high-resolution performance without stringent analog precision. In ADCs, background self- methods use to continuously adjust inter-stage residue amplifiers, estimating errors through statistical analysis of input signals and applying corrections via adaptive filters or equalizers. Foreground , performed during idle periods, often relies on look-up tables (LUTs) populated with measured error coefficients from test signals, allowing precise tuning of stages in cyclic or architectures. Analog calibration approaches focus on mitigating offset mismatches that exacerbate DNL by employing dynamic cancellation techniques in the analog . Auto-zeroing periodically samples and stores voltages in capacitors, subtracting them during normal operation to minimize or errors in successive register (SAR) or pipeline ADCs. This method effectively reduces low-frequency drift, improving DNL in converters by folding residual errors into higher-frequency . Chopper stabilization, alternatively, modulates the input signal to a higher frequency, amplifies it, and demodulates to shift and 1/f away from the , thereby enhancing matching in multi-bit stages and limiting DNL contributions from device mismatches. In switched-capacitor ADCs, combining auto-zeroing with chopping reduces -induced errors. Advanced calibration methods leverage (ML) for foreground procedures, using training signals to model and invert nonlinearities in real-time. Supervised ML algorithms, such as neural networks, process data from known inputs to predict and correct DNL errors in or ADCs, offering adaptability to process variations without explicit error modeling. For example, a backend ML-based scheme in a two-stage -time-to-digital converter (TDC) hybrid employs back-propagation to nonlinearities, reducing DNL from 1.5 LSB to 0.4 LSB using a of 10,000 samples. These techniques align with IEEE Std 1241-2011, which specifies test methods for ADC static parameters including DNL, recommending accuracy within ±0.1 LSB for high-fidelity measurements through controlled stimulus and error bounding. Despite these advances, calibration efficacy is limited by environmental factors such as drift, which can reintroduce mismatches in analog components. methods partially mitigate this through periodic re-estimation, yet full compensation often requires hybrid approaches integrating sensors for adjustments.

References

  1. [1]
    DNL | Analog Devices
    Definition. Differential Nonlinearity (DNL) is a specification that appears in data-converter datasheets. In an ideal D/A converter, incrementing the digital ...Missing: ADC | Show results with:ADC
  2. [2]
    [PDF] "Understanding Data Converters" - Texas Instruments
    The differential nonlinearity error shown in Figure 5 (sometimes seen as simply differential linearity) is the difference between an actual step width (for an ...
  3. [3]
    INL/DNL Measurements for High-Speed Analog-to-Digital ...
    Nov 20, 2001 · For an ideal ADC, in which the differential nonlinearity coincides with DNL = 0LSB, each analog step equals 1LSB (1LSB = VFSR/2N, where VFSR ...
  4. [4]
    None
    ### Summary of Differential Nonlinearity (DNL) from MT-010.pdf
  5. [5]
    https://standards.ieee.org/ieee/1241/1889/
  6. [6]
    None
    ### Summary of DNL and INL in ADCs from EE 435 Lecture 29
  7. [7]
    None
    ### Summary of DNL and INL in ADCs
  8. [8]
    [PDF] Testing Data Converters - ANALOG-DIGITAL CONVERSION
    Integral nonlinearity is the maximum deviation, at any point in the transfer function, of the output voltage level from its ideal value—which is a straight line ...
  9. [9]
    [PDF] Differential Non-linearity, Integral Non-linearity, and Signal to Noise ...
    This paper studies and tries to quantify the relationship between the differential non-linearity. (DNL) error, the integral non-linearity (INL) error and the.Missing: nonlinearity
  10. [10]
    Understanding ADC Differential Nonlinearity (DNL) Error
    Dec 9, 2022 · The DNL specification characterizes how the ADC steps deviate from the ideal value. For an ADC, the DNL of the k-th code is defined by the following equation.
  11. [11]
    https://www.ti.com/lit/an/sbaa002a/sbaa002a.pdf
  12. [12]
    PSoC® 3, PSoC 4, and PSoC 5LP Analog Peripherals
    Jun 2, 2017 · The change in buffer gain may affect the gain and offset error of the DelSig ADC, but does not affect the INL and DNL of the ADC. Analog ...
  13. [13]
    [PDF] Improving Accuracy of Analog-to-Digital Converters
    In [2], the authors stated that the gain error in the first stage S/H circuit changes the conversion range of the ADC, but does not affect linearity. However, ...
  14. [14]
    ADC Nonlinearity—Missing Codes, Monotonicity ... - All About Circuits
    Dec 18, 2022 · Comparing Equations 1 and 2, we observe that a DNL of ±0.5 LSB reduces the SNR by 3.01 dB. Note that the above derivation is based on the ...
  15. [15]
    Histogram Testing Determines DNL and INL Errors - Analog Devices
    Jun 18, 2003 · The histogram test approach helps determine nonlinearity parameters such as differential and integral nonlinearities (INL and DNL) in data converters.
  16. [16]
    ADC Linearity Measurement Using Histogram - MATLAB & Simulink
    This example covers problems inherent to statistical linearity measurements and some possible solutions for implementing these measurements in Simulink.Missing: analysis | Show results with:analysis
  17. [17]
    [PDF] Fundamentals 18 Histogram Method in ADC Linearity Test - Advantest
    Conventionally we call the code size error as differential linearity error (DLE) or differential nonlinearity (DNL), and the linearity error as integral ...Missing: width | Show results with:width<|control11|><|separator|>
  18. [18]
    https://www.mathworks.com/help/msblks/ug/adc-linearity-measurement-using-histogram.html
  19. [19]
    [PDF] IEEE Std 1241 - Iowa State University
    Jan 14, 2011 · This. standard considers only those ADCs whose output values have discrete values at discrete times,
  20. [20]
    [PDF] Adc Automated Testing Using Labview Software - ASEE PEER
    The focus of this project is to implement automated test algorithms for testing analog-to- digital converters using LabView software.
  21. [21]
    [PDF] Testing DNL and INL of ADC by the exponential shaped voltage
    The differential nonlinearity of ADC under test is estimated from the histogram of the registered samples using the well-known formula: 1. )k(H. )k(H. )k(. DNL.Missing: earliest | Show results with:earliest
  22. [22]
    The ABCs of Analog to Digital Converters: How ADC Errors Affect ...
    Jul 22, 2002 · Differential nonlinearity. Though not mentioned as a key parameter for an ADC, the differential nonlinearity (DNL) error is the first ...
  23. [23]
    [PDF] MT-003:Understand SINAD, ENOB, SNR, THD ... - Analog Devices
    SINAD is a good indication of the overall dynamic performance of an ADC because it includes all components which make up noise and distortion. SINAD is often ...
  24. [24]
    ADC DNL in Precision Signal Chain Error Analysis - EDN Network
    Mar 27, 2014 · DNL is the result of internal capacitor mismatch, dielectric absorption and leakage, settling, as well as internal reference settling, and ...Missing: origin | Show results with:origin
  25. [25]
    Basics of ADCs and DACs, part 3 - EE Times
    However, differential nonlinearity is due exclusively to the encoding process and may vary considerably, dependent on the ADC encoding architecture. Overall ...
  26. [26]
    [PDF] ANALOG-DIGITAL CONVERSION
    ADCs can be non-monotonic, but a more common result of excess DNL in ADCs is missing codes. Missing codes in an ADC are as objectionable as non-monotonicity in ...
  27. [27]
    [PDF] A Glossary of Analog-to-Digital Specifications and Performance ...
    DNL is the deviation in code width from the ideal 1LSB code width. A DNL error less than –1LSB can cause missing codes. Page 14. 000. Analog Input Voltage. 001.
  28. [28]
    [PDF] Effects of Analog-to-Digital Converter Nonlinearities on Radar ...
    The unknown and undesired nonlinearity aspects of an ADC are embodied in the ADC's. Differential Nonlinearity (DNL) and its Integral Nonlinearity (INL) ...<|control11|><|separator|>
  29. [29]
    A 14-Bit Hybrid Analog-to-Digital Converter for Infrared Focal Plane ...
    Jun 5, 2024 · This segmented approach allows the higher bits to provide better linearity compared to a purely binary-weighted DAC. By ensuring monotonic ...
  30. [30]
    https://www.mdpi.com/1424-8220/24/11/3653
  31. [31]
    [PDF] An 11-Bit 45 MS/s Pipelined ADC With Rapid Calibration of DAC ...
    are limited to 0.1% mismatch, and also increase fabrication costs as MiM capacitors are rarely available in process options used in industry which tend to ...<|separator|>
  32. [32]
    Linearity Trimming
    ### Summary of Laser Trimming and Component Matching for Resistor Ladders in Flash ADCs
  33. [33]
    [PDF] Data Converter Architectures - ANALOG-DIGITAL CONVERSION
    However, in many modern string DACs trimming is not required, because the resistors are well-matched, and the current drawn by the CMOS switches is negligible.
  34. [34]
    Current Steering Digital-to-Analog Converters
    Jan 21, 2021 · Building a monolithic DAC in a bipolar process can provide good device matching, which yields good DC performance. However, device scaling ...
  35. [35]
    [PDF] Scaling of Analog-to-Digital Converters into Ultra-Deep-Submicron ...
    This paper presents the opportunities and challenges for scaling A/D converters into ultra-deep-submicron CMOS technologies. With faster transistors and better ...
  36. [36]
    https://people.eecs.berkeley.edu/~bora/publications/CICC05.pdf
  37. [37]
    To Chop or Auto-Zero: That Is the Question - Analog Devices
    Jun 1, 2011 · Auto-zeroing uses sampling to correct offset, whereas chopping uses modulation and demodulation. Sampling causes noise to fold back into the ...Missing: DNL | Show results with:DNL
  38. [38]
    [PDF] Auto-zero amplifiers ease the design of high-precision circuits
    Similar to the chopper-stabilized approach, the AZA uses a main amplifier for wideband signal amplification and a nulling amplifier for offset correction.Missing: DNL ADC
  39. [39]
    https://www.analog.com/en/resources/technical-articles/to-chop-or-auto-zero-that-is-the-question.html
  40. [40]
    https://www.ti.com/lit/pdf/slyt204
  41. [41]
    [PDF] Design, Accuracy, and Calibration of Analog to Digital Converters on ...
    The aim of run time calibration is to compensate for temperature drift. Although the range of temperature drift is small, self heating of the device can ...