Fact-checked by Grok 2 weeks ago

Integral nonlinearity

Integral nonlinearity (INL), also known as integral nonlinear error, is a fundamental performance metric in data converters such as analog-to-digital converters (ADCs) and digital-to-analog converters (DACs), quantifying the maximum deviation of the device's actual transfer function from an ideal straight line after compensating for offset and gain errors.^[1] This deviation arises from imperfections in the converter's internal components, like resistor mismatches or capacitor variations, and is typically expressed in units of least significant bit (LSB).^[2] INL is critical because it directly influences the overall linearity and accuracy of signal conversion, potentially introducing distortion in applications ranging from precision measurement to high-speed communications.^[3] In ADCs, INL is defined as the maximum vertical distance between the actual code transition voltages and those of the ideal transfer function, often calculated relative to an endpoint line drawn between the first and last transitions or a best-fit line through all transition points.^[2] For instance, the INL at a specific code k can be computed as INL(k) = [T_a(k) - T_ideal(k)] / LSB, where T_a(k) is the actual transition voltage, T_ideal(k) is the ideal one, and LSB is the quantization step size.^[2] The endpoint method assumes a straight line connecting the zero and full-scale points, while the best-fit approach minimizes the maximum deviation across all codes, providing a more representative measure for devices with systematic errors.^[2] High INL values can lead to non-monotonic behavior or missing codes, exacerbating total unadjusted error beyond the inherent ±0.5 LSB quantization noise.^[1] For DACs, INL similarly measures the maximum departure of the actual output voltage (or current) from the ideal endpoint line spanning from zero to full-scale minus one LSB, reflecting cumulative linearity errors across the digital input range.^[3] It is the algebraic sum of all preceding differential nonlinearities (DNL), where DNL represents the deviation in individual step sizes from the ideal 1 LSB.^[3] For example, if DNL errors accumulate as +0.5 LSB, -1 LSB, and +0.5 LSB up to a code, the INL at that point would be 0 LSB, but extremes determine the overall specification.^[1] This metric is essential for ensuring proportional analog outputs in waveform generation and signal reconstruction, where poor INL can manifest as harmonic distortion in the frequency domain.^[3] The relationship between INL and DNL underscores their interconnected nature: INL at any step is the running summation of all prior DNL errors, making DNL > ±1 LSB a common cause of severe INL degradation and potential missing codes in ADCs.^[1] Measurement techniques, such as the histogram method using a slowly varying sine wave input, are standard for estimating both parameters under DC conditions, though dynamic INL considerations apply for high-frequency operations.^[2] In practice, INL specifications guide converter selection for applications demanding high fidelity, with values under ±1 LSB indicating excellent performance in precision systems.^[4]

Fundamentals

Definition

Integral nonlinearity (INL) is a key static performance metric in data converters, defined as the maximum deviation between the actual transfer function of an analog-to-digital converter (ADC) or digital-to-analog converter (DAC) and its ideal linear response, after accounting for offset and gain errors.^[5] This deviation quantifies the cumulative nonlinearity across the converter's input or output range and is typically expressed in units of least significant bit (LSB) or as a percentage of the full-scale range.^[6] INL serves as an indicator of how closely the converter's response approximates a straight line, which is essential for maintaining accuracy in applications requiring precise signal representation. The concept of INL presupposes an understanding of the ideal versus actual transfer characteristics in data converters. In an ideal ADC, the transfer function maps input analog voltages to discrete digital codes via uniform quantization steps along a perfectly linear straight line, while an ideal DAC produces analog outputs that scale linearly with input digital codes.^[5] In practice, real converters exhibit transfer curves that deviate from this ideal due to inherent component imperfections, resulting in nonlinear distortions that INL measures as the peak departure from the reference line.^[7] The INL metric emerged in the 1950s and 1960s alongside the development of early integrated circuit data converters, as engineers sought standardized ways to specify dc performance amid growing applications in instrumentation and computing.^[8] It was later formalized in standards such as the IEEE Std 1241 series, with the 2010 and 2023 revisions providing terminology, definitions, and test methods specifically for ADC evaluation, ensuring consistent assessment across devices.^[9]^[10] Visually, INL is represented by plotting the actual transfer curve against a reference straight line fitted to it, often using either the endpoint method—drawing the line between the first and last code transitions—or the best-fit method, which minimizes the maximum deviation through least-squares optimization.^[5] The endpoint approach highlights overall span errors, while the best-fit method isolates pure nonlinearity by reducing the impact of gain and offset, making it preferable for characterizing intrinsic device behavior. INL relates to the overall accuracy of a converter by bounding the total linearity error, though it does not capture dynamic performance.^[11]

Comparison to Differential Nonlinearity

Differential nonlinearity (DNL) measures the variation in the size of individual steps between adjacent digital codes in a data converter, expressed as the difference between the actual step width (in an ADC) or step height (in a DAC) and the ideal least significant bit (LSB) value.^[1] In contrast, integral nonlinearity (INL) quantifies the cumulative deviation of the converter's transfer function from an ideal straight line, typically fitted between the endpoints or best straight line, at each code transition or output level.^[12] The primary distinction lies in their scope: DNL is a local metric that evaluates errors at individual code transitions, indicating inconsistencies in step uniformity, while INL serves as a global metric that accumulates these DNL errors across the full input or output range, revealing the overall linearity of the device.^[1] Specifically, the INL at any code is the algebraic sum of all preceding DNL values plus any initial offset, making it sensitive to the propagation of local errors.^[3] For instance, in a 12-bit ADC, if every step exhibits a consistent DNL of +0.5 LSB due to a systematic gain mismatch, the endpoint-fitted INL remains near zero because the uniform deviation is absorbed into the overall scaling, preserving low cumulative error. However, if DNL varies irregularly—such as +0.5 LSB for some steps and -1 LSB for others—these fluctuations accumulate, potentially resulting in an INL exceeding ±2 LSB at mid-scale codes, even if the endpoints align ideally.^[1]^[12] Both DNL and INL are crucial for ensuring monotonicity (via DNL ≤ 1 LSB to avoid missing codes or nonmonotonic behavior) and overall linearity specifications in data converters, but INL provides a better indicator of distortion in signals that span multiple codes, as it captures the integrated impact on waveform fidelity.^[3]^[1]

INL in Analog-to-Digital Converters

Characteristics in ADCs

In analog-to-digital converters (ADCs), integral nonlinearity (INL) manifests as the deviation of the actual code transition points from the ideal staircase transfer function, where the best-fit straight line represents the expected linear response across the full-scale input voltage range.^[2] This deviation accumulates errors from differential nonlinearity (DNL) and is typically measured in least significant bits (LSBs), with the ideal line adjusted to minimize offset and gain errors.^[2] In practice, INL errors cause the actual quantization steps to stray, resulting in a non-ideal mapping of analog input voltages to digital output codes.^[12] If INL exceeds ±1 LSB, it can lead to missing codes, where certain digital outputs are never produced, or non-monotonic behavior, in which the output code decreases as the input voltage increases.^[2] These effects degrade the ADC's resolution and introduce harmonic distortion in the digitized signal, particularly even-order harmonics when INL exhibits a parabolic or bow shape, impacting applications like signal processing and communications.^[13]^[12] INL is commonly specified through plots of INL versus digital output code or input voltage, revealing characteristic shapes dependent on ADC architecture; for instance, pipeline ADCs often display bow-shaped curves due to inter-stage gain mismatches and residue amplifier nonlinearities, emphasizing even-order distortion components.^[12] In successive approximation register (SAR) ADCs, INL typically peaks at mid-scale (e.g., around codes 2^{N-1} and 2^{N-1}-1 for an N-bit converter) owing to dynamic comparator offsets and memory effects that shift decision levels during binary search.^[14] These peaks can introduce localized DNL errors up to ±0.25 LSB, further contributing to overall nonlinearity.^[14]

Sources of INL in ADCs

Integral nonlinearity (INL) in analog-to-digital converters (ADCs) primarily arises from component mismatches within the analog circuitry, which disrupt the ideal linear relationship between input voltage and output digital code. In resistor-string ADCs, resistor gradients and mismatches in the resistor ladder lead to uneven voltage division across the string, causing cumulative deviations in transition thresholds that manifest as INL errors. Similarly, in charge-redistribution successive approximation register (SAR) ADCs, capacitor imbalances in the binary-weighted array alter the charge-sharing process during conversion, resulting in non-uniform decision levels and INL distortion; for instance, a 5% capacitor mismatch can produce significant INL errors without correction. In pipeline ADCs, amplifier offsets in the residue amplifiers introduce additive errors that propagate through stages, skewing the overall transfer function and contributing to INL by shifting residue voltages away from ideal values. Environmental factors further exacerbate INL by inducing drifts in component characteristics. Temperature gradients across the chip modify resistor and capacitor values, as well as amplifier biases, leading to INL variations over operating conditions; these thermal effects can cause shifts in the ADC's transfer curve, amplifying nonidealities in precision applications. Process variations during CMOS fabrication, such as inconsistencies in transistor thresholds or interconnect resistances, introduce systematic INL patterns; in flash ADCs, these variations often result in an irregular or random INL pattern due to comparator offset mismatches. Early ADCs, particularly those from the pre-1980s era relying on discrete components, exhibited significant INL—often exceeding several LSB—owing to inherent mismatches and limited precision in individual elements like resistors and capacitors, which constrained performance in applications such as radar and instrumentation. Advances in sub-micron CMOS processes have since reduced typical INL to below 0.5 LSB through improved matching and scaling. To mitigate these sources, techniques such as laser trimming adjust component values post-fabrication to minimize mismatches, while digital background calibration continuously compensates for offsets and drifts in pipeline and SAR ADCs without interrupting operation; for example, foreground and background methods in interleaved ADCs swap calibrated sub-converters to maintain linearity across temperature and process variations.

INL in Digital-to-Analog Converters

Characteristics in DACs

Integral nonlinearity (INL) in digital-to-analog converters (DACs) represents the maximum departure of the actual output voltage or current from the ideal straight-line response as digital input codes increment sequentially from zero to full scale.^[1] This deviation quantifies the cumulative nonlinearity across the entire transfer function, typically expressed in units of least significant bits (LSBs) or percentage of full-scale range (FSR), and is calculated relative to a best-fit straight line or an endpoint line after nullifying offset and gain errors.^[15] In high-performance DACs, INL is often specified to be better than ±1 LSB, while lower-cost implementations may exhibit errors up to ±16 LSBs, directly impacting the precision of analog signal reconstruction.^[15] The presence of INL in DACs introduces integral distortion in reconstructed analog signals, manifesting as harmonic distortion that degrades overall signal fidelity, especially in precision applications such as audio processing and communications systems.^[11] This distortion arises from the nonlinear mapping of digital codes to analog levels, leading to increased noise floor and spurious-free dynamic range (SFDR) limitations; for instance, INL errors greater than ±0.5 LSB can prevent monotonicity and exacerbate differential nonlinearity (DNL) effects.^[11] The cumulative nature of INL, derived as the running summation (or integral) of DNL errors from the lowest code upward, can amplify these issues, resulting in dc offset-like errors in the average output level over multiple code transitions.^[1] INL is commonly specified through plots of deviation versus digital input code, which reveal architecture-specific patterns and help assess static linearity.^[11] In current-steering DACs, prevalent in high-speed designs, these plots often display code-dependent variations due to output impedance changes as more current sources activate, potentially showing droop or non-monotonic trends that contribute to overall nonlinearity.^[16] A representative example occurs in R-2R ladder DACs, where INL stems from unequal step sizes induced by resistor mismatches, with errors typically peaking at major carrier transitions such as the most significant bit (MSB) switch (e.g., from code 0111111111 to 1000000000 in a 10-bit DAC), where DNL spikes can reach -1.24 LSB in worst-case simulations.^[17] Such peaks highlight how architectural sensitivities to component variations accumulate to form the characteristic INL bow or ripple in the transfer curve.^[17]

Sources of INL in DACs

In digital-to-analog converters (DACs), integral nonlinearity (INL) primarily arises from mismatches among the unit elements that generate the analog output signal. In segmented current-steering DACs, which combine binary-weighted and thermometer-coded architectures, the most significant contributor to INL is the random mismatch in the unit current sources, leading to deviations in the summed output current from the ideal linear response.^[18] These mismatches stem from process variations in transistor dimensions, threshold voltages, and doping concentrations, resulting in non-ideal current scaling across the array.^[18] Switch resistance variations further exacerbate INL, particularly in current-steering topologies where CMOS switches route currents to the output. Non-uniform on-resistance in these switches, due to variations in gate oxide thickness or channel length, introduces voltage drops that alter the effective current delivery, manifesting as systematic INL errors.^[19] Compensation techniques, such as force-and-sense switch topologies, can mitigate this by decoupling the switch resistance from the output path, reducing INL contributions to sub-LSB levels.^[20] Layout asymmetries in the DAC array also induce gradient errors, which are systematic INL deviations caused by spatial variations across the chip, such as thermal or doping gradients. In large current source arrays, uneven placement or routing can create linear or quadratic INL profiles, where edge elements differ significantly from central ones due to process non-uniformities.^[21] Advanced layout strategies, including periodic INL shifting and nonlinear gradient compensation, rearrange unit elements to balance these effects and suppress INL to below 0.5 LSB.^[22] Environmental factors amplify INL through power supply rejection limitations, where variations in supply or ground voltages cause non-linear current mismatches in the source array. Ground-line voltage drops, for instance, introduce IR-induced gradients that scale with output code, degrading INL unless isolated by dedicated current sources.^[23] Aging effects, such as negative bias temperature instability (NBTI) leading to oxide degradation and threshold voltage shifts, progressively increase mismatch in current mirrors over time, thereby worsening INL in operational DACs.^[24] This degradation is particularly pronounced in high-temperature environments, reducing long-term linearity.^[25] DAC architecture influences INL susceptibility, with thermometer-coded designs using identical unit elements to average random mismatches, thereby minimizing INL variance compared to purely binary-weighted schemes; however, thermometer codes are prone to decoding errors from thermometer-to-binary logic glitches.^[18] In contrast, binary-weighted DACs exhibit exponential INL growth due to the disproportionately large mismatch in higher-order bits, where a small relative error in the most significant bit can dominate the overall nonlinearity. Historically, INL in early 1970s DACs, often implemented as hybrid circuits, suffered from significant errors owing to untrimmed component mismatches and limited integration. By the 1990s, the adoption of laser trimming techniques in monolithic ICs significantly improved precision through post-fabrication adjustment of resistive or current elements.

Mathematical Formulation

INL Calculation Formulas

Integral nonlinearity (INL) is quantified as the difference between the actual transfer characteristic and an ideal straight line, normalized by the least significant bit (LSB) size. The general formula for INL at a given digital code is

\text{INL}(\text{code}) = \frac{\text{Actual_value}(\text{code}) - \text{Ideal_value}(\text{code})}{\text{LSB_size}},

where the ideal value is determined using either an endpoint fit or a best-fit line.^[1]^[11] For analog-to-digital converters (ADCs), INL at transition point k (corresponding to digital output code k) using the endpoint fit method is given by

\text{INL}_k = \frac{V_{\text{actual},k} - V_{\text{ideal},k}}{\text{LSB}},

with the ideal transition voltage V_{\text{ideal},k} = k \cdot \frac{V_{\text{FSR}}}{2^N - 1}, where V_{\text{FSR}} is the full-scale range and N is the number of bits.^[1]^[11] This endpoint fit draws a straight line connecting the actual zero-scale and full-scale points, setting INL to zero at the extremes after offset and gain error corrections.^[26] In digital-to-analog converters (DACs), INL at digital input code d is expressed as

\text{INL}_d = \frac{D_{\text{actual},d} - \left( \frac{d}{2^N - 1} \right) \cdot D_{\text{FSR}}}{\text{LSB}},

where D_{\text{actual},d} is the actual analog output, D_{\text{FSR}} is the full-scale range in analog units, and the ideal output follows a linear scaling with code d.^[1]^[26] Similar to ADCs, the endpoint fit for DACs uses the line between the actual outputs at code 0 and code $2^N - 1.^[11] The best-fit line method, preferred for tighter INL bounds, employs the least-squares technique to determine the ideal straight line that minimizes deviations across all codes. The derivation begins by assuming a linear model y = mx + b for the transfer function, where y represents the actual output (or transition) values and x the ideal code positions (e.g., x_k = k for ADC transitions). The slope m and intercept b are computed as

m = \frac{n \sum (x_i y_i) - \sum x_i \sum y_i}{n \sum x_i^2 - (\sum x_i)^2}, \quad b = \frac{\sum y_i - m \sum x_i}{n},

with n = 2^N points (or transitions). This minimizes the sum of squared residuals \sum (y_i - (m x_i + b))^2, providing an optimal linear approximation that reduces the maximum INL by centering errors around zero rather than forcing endpoint alignment.^[1]^[11]^[26] The resulting INL values are then deviations from this fitted line, normalized by LSB.

Maximum INL Specification

The maximum integral nonlinearity (INL) is defined as the peak deviation from the ideal transfer function, specifically the maximum absolute value of INL across all output codes, expressed in least significant bits (LSB). This specification captures the worst-case nonlinearity in analog-to-digital converters (ADCs) and digital-to-analog converters (DACs), typically measured relative to a best-fit straight line to account for gain and offset errors. It is commonly quoted under controlled conditions, such as room temperature (25°C) and across the full input or output range, with values like ±1 LSB representing high-performance benchmarks for precision applications.^[27] In manufacturing, the maximum INL directly influences yield, as process variations lead to a distribution of INL values among produced devices. Statistical models based on Gaussian mismatch in transistor thresholds or resistor values predict this distribution, enabling designers to estimate the fraction of devices meeting the spec—known as INL yield—before fabrication. For instance, in current-steering DACs, unit element mismatches contribute to INL accumulation, and models relate the standard deviation of these mismatches to the probability of exceeding the maximum INL threshold, optimizing layout for higher yields in high-resolution designs. Datasheet conventions for maximum INL include typical (average over samples), minimum, and maximum (guaranteed worst-case) values, often tested at multiple temperatures and supplies to reflect real-world variability. This contrasts with total unadjusted error (TUE), which combines INL with offset and gain errors to give the overall maximum deviation from the ideal straight line without calibration, providing a more holistic accuracy metric for uncalibrated systems.^[28] Historically, maximum INL specifications have tightened with advances in process technology and calibration; pre-2000 converters, especially 12-14 bit types, frequently specified values exceeding ±2 LSB due to limited testing precision and mismatch control, while modern 16-bit ADCs and DACs target under ±0.5 LSB typical (and ±1 LSB maximum) through self-calibration and dynamic element matching.^[11]^[29]

Measurement and Analysis

Measurement Methods

Integral nonlinearity (INL) in analog-to-digital converters (ADCs) is typically measured using the histogram testing method, which involves applying a slow-ramp or sinusoidal input signal to populate the code bins uniformly across the converter's range. This technique, standardized in IEEE Std 1241-2023, relies on code density analysis to determine transition levels without requiring direct measurement of input voltages at each code boundary.^[10] For digital-to-analog converters (DACs), INL measurement employs a code-by-code approach, where the analog output is recorded for each digital input code using precise instrumentation, allowing deviations from the ideal transfer function to be calculated directly.^[11] Key equipment for these measurements includes high-precision voltage sources with accuracy better than 0.01% of full scale to ensure the stimulus or reference does not introduce additional errors exceeding the converter's resolution.^[11] For ADCs, a stable signal generator capable of producing a linear ramp or low-distortion sine wave is essential, often combined with data acquisition systems for histogram compilation per the IEEE 1241-2023 code density guidelines. DAC testing requires a high-resolution digital voltmeter (DVM) or multimeter with settling time faster than the DAC's output stabilization period to capture accurate steady-state voltages.^[11] The procedure for ADC INL measurement begins with applying a linear ramp input that slowly traverses the full-scale range, ensuring multiple conversions per code bin to build a statistically significant histogram. Transition levels are then computed from the cumulative histogram data, representing the input voltages where the output code changes; a best straight-line fit is applied to these levels, and INL is derived as the deviation of each transition from this line, expressed in least significant bits (LSBs). For DACs, the process involves sequentially applying each digital code from zero to full scale, measuring the corresponding analog output voltage after settling, fitting a straight line to the endpoints or best-fit method, and calculating INL as the maximum deviation from the ideal line at each code. Measurement challenges arise from noise floor limitations in the test setup, which can obscure small INL deviations and necessitate averaging thousands of samples to achieve reliable results below 1 LSB accuracy.^[30] In histogram testing for ADCs, insufficient dithering of the input signal may cause artifacts such as uneven bin populations or biased transition estimates, requiring controlled addition of low-level noise to ensure uniform code excitation and accurate INL characterization.

Impact on Performance

Integral nonlinearity (INL) significantly impacts signal integrity in analog-to-digital converters (ADCs) and digital-to-analog converters (DACs) by introducing deviations in the transfer function that degrade key dynamic performance metrics. Specifically, INL contributes to increased total harmonic distortion (THD) and reduced spurious-free dynamic range (SFDR), as the cumulative errors generate harmonic spurs that limit the converter's ability to accurately represent signals, particularly at higher input frequencies.^[31] For instance, in a 12-bit ADC, an INL of ±2 LSB corresponds to a 0.05% linearity error, which can reduce the effective number of bits (ENOB) by approximately 1 bit, thereby lowering signal-to-noise-and-distortion ratio (SINAD).^[31] Additionally, INL exceeding ±1 LSB in ADCs can lead to missing codes by allowing differential nonlinearity (DNL) errors to accumulate beyond 1 LSB, resulting in non-monotonic behavior and elevated quantization noise that further diminishes signal fidelity.^[32] In practical applications, these effects manifest as tangible degradations in system performance. For audio DACs, high INL introduces nonlinear distortions that produce audible artifacts, such as harmonic components that reduce sound fidelity and dynamic range, making it critical for high-quality reproduction where INL specifications below 1 LSB are often required.^[4] In radar systems employing ADCs, INL generates harmonic spurs in range-Doppler maps, which can appear as false targets and degrade angle resolution; for example, spurs at -50 to -65 dBc from quadratic or random INL patterns may exceed detection thresholds, leading to increased false alarms in clutter environments.^[33] Compared to DNL, which primarily causes local step-width variations and missing codes, INL's integral nature amplifies systematic low-frequency distortions across the full transfer function, resulting in broader harmonic content that is harder to filter and more detrimental to overall signal-to-noise ratio (SNR) in broadband applications.^[11] This cumulative effect makes INL particularly influential in scenarios involving slowly varying signals, where DNL's localized impacts are less pronounced.^[34] To mitigate INL's effects, dynamic element matching (DEM) techniques are widely used in sigma-delta converters, where they randomize or rotate mismatched DAC elements to average out errors over time, converting harmonic distortion into shaped noise and improving SFDR by up to 20-30 dB in multibit designs.^[35] Post-2010 advances in digital predistortion (DPD) have further enhanced INL correction in current-steering DACs through model-based static compensation, which pre-applies inverse nonlinearity to the digital input, achieving SFDR improvements of over 10 dB while maintaining high-speed operation.^[36]

References

[1]
[PDF] "Understanding Data Converters" - Texas Instruments
The differential nonlinearity error shown in Figure 5 (sometimes seen as simply differential linearity) is the difference between an actual step width (for an ...<|control11|><|separator|>
[2]
Understanding ADC Integral Nonlinearity (INL) Error
Dec 26, 2022 · The INL specification describes the deviation of the transition points of the actual transfer function from the ideal values.
[3]
What Are the DNL and INL Specifications of a DAC? Non-Linearity ...
Mar 13, 2019 · Integral Non-Linearity (INL). The INL is defined as the maximum deviation of the actual input-output characteristic from the ideal transfer ...
[4]
Digital-to-Analog Converters (DACs): Why INL and DNL Are ...
Jan 16, 2024 · INL and DNL are parameters that describe the linearity of a DAC's output, which is its ability to produce a proportional and consistent analog output in ...
[5]
[PDF] Data Converter Fundamentals - University of Toronto
After both offset and gain errors removed, integral nonlinearity (INL) error is deviation from a straight line. • Can use endpoint or best fit straight lines — ...
[6]
[PDF] Testing Data Converters - ANALOG-DIGITAL CONVERSION
Integral nonlinearity is the maximum deviation, at any point in the transfer function, of the output voltage level from its ideal value—which is a straight line ...
[7]
[PDF] Analog-to-Digital Converter Testing - MIT
Integral nonlinearity (INL) is the distance of the code centers in the A/D converter characteristic from the ideal line. If all code centers land on the ideal ...
[8]
[PDF] MT-010: The Importance of Data Converter Static Specifications-Don ...
In the 1950s and 1960s, dc performance specifications such as integral nonlinearity, differential nonlinearity, monotonicity, no missing codes, gain error ...
[9]
[PDF] IEEE Std 1241 - Iowa State University
Jan 14, 2011 · IEEE Standards documents are developed within the IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Association ( ...
[10]
[PDF] Testing Data Converters - ANALOG-DIGITAL CONVERSION
Integral nonlinearity is the maximum deviation, at any point in the transfer function, of the output voltage level from its ideal value—which is a straight line ...
[11]
INL/DNL Measurements for High-Speed ADCs
Nov 20, 2001 · To assess an ADC's dynamic nonlinearity, you can apply a full-scale sinusoidal input and measure the converter's signal-to-noise ratio (SNR) ...
[12]
Sources of Errors in ADCs
### Summary of Sources of INL in ADCs
[13]
Analysis of Nonideal Behaviors Based on INL/DNL Plots for SAR ...
May 16, 2016 · This paper presents a comprehensive investigation of several important error sources for the successive-approximation register (SAR) ...
[14]
Digital-to-Analog Converters Are a \"Bit\" Analog
Apr 16, 2002 · The next parameter of interest is integral nonlinearity (INL), which describes the deviation of a DAC's transfer function from a straight line.
[15]
Current Steering Digital-to-Analog Converters
Jan 21, 2021 · Integral nonlinearity (INL) is the deviation of the actual output ... Deveugele et al., A 10b 250 MS/s binary-weighted current-steering DAC, IEEE ...
[16]
[PDF] Area efficient D/A converter for accurate DC operation
present in the R-2R ladder. If the entire 10 bits of the DAC were structured ... to as the MSB transition, and is a common location for DNL errors in segmented.
[17]
Formulation of INL and DNL yield estimation in current-steering D/A ...
Current source mismatch is a major source of nonlinearity in current-steering digital-to-analog converters (DAC). In order to achieve a given linearity ...
[18]
Analysis and compensation technique canceling non-linear switch ...
Specifically, for a supply resistance of 2.8 Ω the INL error of the realized DAC has a value of <;0.01 LSB.
[19]
A 20b Clockless DAC With Sub-ppm INL, 7.5 nV/√Hz Noise and ...
Aug 29, 2013 · A force and sense switch topology overcomes INL from CMOS switch resistance. The DAC is implemented in a 0.6 μm 30 V BiCMOS process with 5 V ...
[20]
Device Array Layout Synthesis With Nonlinear Gradient ...
Jul 19, 2017 · This paper presents a current source placement algorithm considering quadratic (second order) gradient error for a high-accuracy current- ...
[21]
Practical linear and quadratic gradient errors suppression ...
A novel layout methodology, called “periodic INL shift”, is further developed to suppress quadratic gradient errors. Based on these two techniques, a practical ...
[22]
A 14-bit MOS DAC with current sources free from power-line voltage ...
A 14-bit MOS DAC is described that has current sources that are free from the non-linear current mismatch caused by ground-line voltage drop and output
[23]
Impact of Transistor Aging on the Reliability of the Analog Circuit
Sep 18, 2020 · Due to NBTI induced increase in threshold voltage, analog circuit undergoes heavy performance degradation; as a result, their lifetime reduces.Missing: INL | Show results with:INL
[24]
Aging of Current DACs and its Impact in Equalizer Circuits
Apr 26, 2021 · Aging causes mismatch in the current mirror, a matching-critical building block of IDACs, which degrades IDAC performance. The work analyzes and ...Missing: INL | Show results with:INL
[25]
[PDF] ANALOG-DIGITAL CONVERSION - 1. Data Converter History
A summary of the monolithic DAC developments during the 1970s is shown in Figure. 1.32. ... ADCs with internal clock, buried Zener voltage reference, laser- ...Missing: INL | Show results with:INL
[26]
[PDF] DAC Static Parameter Specifications - Some Critical Notes - imeko
... offset and gain, INL (Integral NonLinearity), DNL (Differential NonLinearity). This paper is a part of a research project oriented to provide a ...
[27]
[PDF] AD7677 | 16-Bit, 1 LSB INL, 1 MSPS Differential ADC | Data Sheets
1. Excellent INL. The AD7677 has a maximum integral nonlinearity of 1 LSB with a no missing 16-bit code. 2. Superior AC Performances. The AD7677 has a minimum ...
[28]
[PDF] UNDERSTANDING AND MINIMISING ADC CONVERSION ERRORS
If an analog input voltage greater than 1LSB is required for a change in digital code, then the ADC has the differential linearity error. DLE thus corresponds ...
[29]
[PDF] 16-Bit, 2 LSB INL, 3 MSPS PulSAR® ADC AD7621 | Data Sheets
It contains a high speed 16-bit sampling ADC, an internal conversion clock, an internal reference (and buffer), error correction circuits, and both serial and ...
[30]
IEEE Std 1241: the benefits and risks of ADC histogram testing
The histogram technique for measuring the transition levels, INL, DNL, gain and offset of Analog to Digital Converters has been widely discussed.
[31]
The ABCs of Analog to Digital Converters: How ADC Errors Affect ...
Jul 22, 2002 · Accuracy of the ADC is dependent on several key specs, which include integral nonlinearity error (INL), offset and gain errors, and the accuracy ...
[32]
ADC Nonlinearity—Missing Codes, Monotonicity ... - All About Circuits
Dec 18, 2022 · In this article, we'll discuss eliminating missing codes through averaging, learn about ADC monotonicity, and examine the effect of ADC nonlinearity on the SNR ...Missing: manufacturing | Show results with:manufacturing
[33]
[PDF] Effects of Analog-to-Digital Converter Nonlinearities on Radar ...
One significant source of nonlinear behavior is the Analog to Digital Converter (ADC). One measure of its undesired nonlinearity is its Integral Nonlinearity ( ...
[34]
[PDF] Differential Non-linearity, Integral Non-linearity, and Signal to Noise ...
This paper studies and tries to quantify the relationship between the differential non-linearity. (DNL) error, the integral non-linearity (INL) error and the.
[35]
[PDF] Dynamic element matching techniques for data converters
Linear mismatch errors, such as linear gradient errors, are caused by linear variations in doping or resistor widths that occur one end of the voltage divider ...
[36]
A Model-Based Approach Digital Pre-Distortion Method for Current ...
This paper presents a novel static digital pre-distortion (DPD) method for a current-steering digital-to-analog converter (CS-DAC).