Fact-checked by Grok 2 weeks ago

Surface-mount technology

Surface-mount technology () is a of in which surface-mount devices (SMDs) are mounted directly onto the surface of a (), enabling electrical connections through joints without the need for leads inserted into holes, as in traditional . This approach allows for automated production of compact, high-density circuits, revolutionizing electronics manufacturing since its development in the 1960s. Pioneered by IBM for use in early computing applications, SMT addressed the growing demand for miniaturization and efficiency in electronic devices, with initial demonstrations in small-scale computers during the 1960s. It gained significant momentum in the early 1980s through advancements in component design and assembly equipment, becoming the dominant assembly technique by the mid-1990s as electronics shifted toward smaller form factors. Key processes in SMT include screen printing of solder paste onto PCB pads, precise placement of components via automated pick-and-place machines, and reflow soldering in a controlled oven to form reliable joints. SMT offers notable advantages, such as higher component density for space-constrained designs, reduced overall device weight and size, and enhanced manufacturing speed through , which lowers costs for high-volume production. It also improves electrical performance via shorter signal paths and supports double-sided assembly for even greater integration. Widely applied in , automotive systems, , and , SMT continues to evolve with finer pitches and advanced materials to meet modern demands for reliability and functionality.

Fundamentals

Definition and Principles

Surface-mount technology (SMT) is a method for producing electronic circuits in which the electrical components are mounted directly onto the surface of a (PCB), eliminating the need for component leads to be inserted into drilled holes. This approach contrasts with , where components are inserted through holes in the board and soldered on the opposite side. SMT enables the use of smaller components without protruding leads, facilitating and higher component density on the PCB. The fundamental principles of SMT revolve around adhesion and interconnection via or adhesives, followed by a to form reliable joints. , a mixture of solder alloy particles and flux, is the primary adhesive medium, providing both mechanical hold and electrical connectivity when reflowed. adhesives are used in specific applications, such as bonding components on the underside of double-sided boards to prevent dislodgement during . The is key to SMT, where controlled heating melts the to create metallurgical bonds while minimizing defects like voids or bridges. The basic workflow of SMT assembly begins with stencil printing, where a thin metal aligned over the apertures onto component pads, ensuring precise deposition volumes typically in the range of 50-150 micrometers thick. Automated pick-and-place equipment then positions surface-mount components onto the wet paste, achieving high-speed placement accuracies of ±25 micrometers or better. The populated board enters a for a multi-stage heating profile: preheat (typically 150-180°C for 60-120 seconds) to gradually warm the assembly and activate ; soak (180-220°C for 60-180 seconds) for uniform temperature distribution; reflow (220-260°C for 30-90 seconds above liquidus) to liquefy the ; and cooling (rate of 2-4°C/second) to solidify the joints without . During the reflow stage, surface tension of the molten governs joint formation by drawing the liquid into a stable shape between component terminations and pads, ensuring void-free connections with shear strengths often exceeding 2000 grams per lead. This same surface tension drives self-alignment, where components offset by up to 50% of their pad width are pulled into precise positions as the minimizes its , reducing placement tolerances required from machines.

Comparison to Through-Hole Technology

Through-hole technology (THT), also known as plated through-hole (PTH), involves electronic components with leads that are inserted into pre-drilled holes on a (PCB) and soldered on the opposite side to form electrical and mechanical connections. This method contrasts with surface-mount technology (SMT), where components are placed directly onto the PCB surface without requiring holes. Key structural differences include SMT's ability to populate both sides of the , enabling higher component density and smaller overall footprints compared to THT's typical single-sided assembly and larger component sizes due to extended leads. Assembly processes also diverge: supports automated, high-speed placement and for , while THT often relies on more labor-intensive manual insertion and , limiting throughput. In terms of performance, SMT components exhibit lower parasitic and owing to their shorter connection paths, making them suitable for high-frequency applications such as RF circuits. Conversely, THT provides superior mechanical strength through deeper solder joints and lead anchoring, which enhances reliability in rugged environments subject to , , or , like and industrial equipment. Hybrid designs combine both technologies on a single to leverage their strengths, such as using for compact, high-density sections and THT for robust connectors or high-power components requiring mechanical durability. This approach is common in applications like , where space efficiency and structural integrity must balance.

Components and Packages

Types of Packages

Surface-mount technology utilizes a diverse array of package types for passive and active components, each optimized for , electrical performance, and management on printed boards. Passive components, such as resistors, capacitors, and inductors, are commonly encapsulated in standardized rectangular chip packages following industry conventions (e.g., outlines), with sizes denoted by codes like 0402 (1.0 mm × 0.5 mm) for high-density applications and 0603 (1.6 mm × 0.8 mm) for general use, enabling automated placement and reliable . These packages feature metallized terminations on opposite ends, prioritizing compact form factors over pin counts. Active components, including transistors, diodes, and integrated circuits (), employ more intricate designs to support multiple (I/O) connections while maintaining surface-mount compatibility. Transistors often use (SOT) packages, such as SOT-23, which provide three leads in a compact body for low-power switching applications. For ICs, leaded packages like the (SOIC) present gull-wing leads along two opposite sides, offering up to 32 pins in widths of 150–300 mils for moderate I/O needs in . The (QFP) extends this configuration to four sides with leads on all edges, accommodating up to 304 pins in a thin profile (1.0–2.0 mm height), suitable for microcontrollers and logic devices. Package evolution in SMT has shifted from these perimeter-leaded designs to leadless and area-array formats to support increasing I/O densities and smaller footprints demanded by modern devices. Leadless packages, such as the quad flat no-lead (QFN), eliminate protruding leads by using exposed metal pads on the bottom surface for direct solder bonding, achieving sizes as small as 3 mm × 3 mm with up to 128 I/O and an exposed die pad for enhanced thermal dissipation via heat sinking to the board. Similarly, the (LGA) employs flat contact pads in a grid pattern without protrusions, facilitating fine-pitch connections (0.4–0.8 mm) for processors and memory chips where mechanical stability is critical. This progression addresses limitations of leaded packages, such as lead coplanarity issues, by reducing inductance and improving through shorter electrical paths. Area-array packages further advance density by distributing connections across the entire bottom surface rather than the perimeter. The (BGA) features an array of solder balls (typically 0.3–0.76 mm ) beneath the package, enabling over 1,000 I/O in footprints as small as 10 mm × 10 mm, ideal for high-performance ICs like graphics processors where uniform stress distribution minimizes warpage. Chip-scale packaging (CSP), including variants like wafer-level CSP (WLCSP), approaches the die's native size (often 1.5–2 times the die area) with direct under-bump metallization or micro-balls, optimizing for portable by combining minimal parasitics for high-speed signals with integrated redistribution layers for routing. These designs incorporate thermal enhancements, such as embedded heat spreaders in BGAs, to manage power dissipation up to 100 , while electrical considerations like controlled impedance in CSP ensure low in RF and digital applications.

Package Identification

Surface-mount technology (SMT) components feature standardized markings to facilitate identification, traceability, and verification during manufacturing, assembly, and repair processes. These markings typically include manufacturer logos, part numbers, package codes, and date codes, adhering to industry standards set by organizations like and the (EIA). The JEP-106 standard defines manufacturer identification codes as 7-bit alphanumeric fields (with parity) etched or printed on packages to uniquely denote the producer, enabling quick sourcing and authenticity checks. Similarly, JESD30 provides a descriptive designation system for package outlines, using three-letter codes (e.g., SO for small outline) to specify form factors without delving into dimensions. Date codes, often in YYWW format (year and week of manufacture), ensure components meet shelf-life requirements, with recommending codes no older than 12 months for commercial products upon shipment. Decoding these markings begins with recognizing the component type. For , the —such as 74HC00—directly indicates functionality, in this case a quad 2-input from the high-speed logic family, as defined by longstanding numbering conventions. Manufacturer logos, stylized symbols or abbreviations (e.g., TI for ), appear alongside the and are cataloged in resources like registries for cross-referencing. Passive components like precision resistors use the EIA-96 marking system, where two digits represent a value from a 96-step E96 series (e.g., 01 for 100), followed by a letter for the multiplier (e.g., A for ×1.0), yielding 100 Ω for the marking "01A" on 1% tolerance parts. This alphanumeric code replaces traditional color bands, optimizing space on tiny packages. Practical identification relies on tools like optical magnifiers or digital microscopes to enlarge markings, often down to 0.1 mm font sizes, and online databases such as the Registered Outlines (JEP95) for package verification or manufacturer-specific lookup tools (e.g., ' marking decoder). For ICs in packages like BGA, laser-etched top markings may require inspection for subsurface details. Challenges arise with highly miniaturized components, such as 01005 resistors (0.40 mm × 0.20 mm), where markings are laser-etched at sub-millimeter scales, prone to fading, illegibility under standard lighting, or misinterpretation during . This miniaturization complicates counterfeit detection, as illicit parts may feature altered, missing, or non-standard markings that fail compliance checks, potentially leading to errors or reliability issues in critical applications. Advanced techniques, including (AOI) systems, mitigate these risks by scanning for marking anomalies at high resolution.

Assembly Processes

Preparation and Placement

Surface-mount technology (SMT) assembly begins with meticulous preparation of the (PCB) and components to ensure precise alignment and reliable interconnections. The primary step involves applying to the PCB, which serves as the adhesive medium for holding components in place prior to . typically consists of a mixture of and microscopic particles, with traditional formulations using tin-lead alloys (e.g., 63/37 SnPb) for their low and good flow properties, though environmental regulations have shifted toward lead-free alternatives like SAC305 (96.5% tin, 3% silver, 0.5% copper) to comply with standards such as . The is applied using a process, where a thin metal with apertures aligned to the PCB's solder pads is placed over the board. A blade then spreads the paste across the stencil under controlled pressure and speed, depositing uniform deposits typically 100-150 micrometers thick into the apertures. This ensures consistent volume and placement of paste, critical for forming reliable joints, with modern automated printers achieving print speeds of up to 600 boards per hour while maintaining tolerances below 10% variation in deposit height. Following paste application, components are handled and fed into pick-and-place machines, which automate the positioning process. Components are commonly packaged in tape-and-reel formats for high-volume production, where they are sealed in embossed carrier tape wound on reels to protect against contamination and enable sequential feeding at rates exceeding 50,000 components per hour; alternatively, trays or tubes are used for larger or delicate parts like ball grid arrays (BGAs). These feeders interface with robotic placers that use vacuum s to pick and position components, with package types such as quad flat no-leads (QFNs) or chip resistors influencing nozzle selection for optimal grip. Placement accuracy is paramount, relying on advanced vision systems and fiducial markers on the PCB for precise alignment. Fiducials—small, highly reflective pads etched onto the board—allow machines to compensate for positional errors through machine vision cameras that capture images and adjust in real-time, achieving placement accuracies as fine as ±25 micrometers for fine-pitch components. High-speed lines can place up to 100,000 components per hour using multiple heads and , though throughput varies with component size and density. Prior to reflow soldering, pre-placement inspection verifies the quality of the preparation stage using (AOI) systems. These employ high-resolution cameras and image processing algorithms to measure volume, checking for defects like bridging or insufficient deposits with detection rates over 99%, and to assess component placement offsets, ensuring deviations remain within 50 micrometers to prevent joint failures. Such inspections integrate seamlessly into the assembly line, flagging issues for immediate correction and enhancing overall .

Soldering Techniques

Surface-mount technology (SMT) primarily relies on soldering techniques that form reliable electrical and mechanical joints between components and printed circuit boards (PCBs) without through-hole insertions. The two dominant methods are , which is the most common for SMT due to its compatibility with high-volume production, and , adapted for selective bottom-side applications. These techniques use or alloys applied prior to heating, ensuring precise control over joint formation to meet standards like those from IPC-7530 for reflow profiles. Reflow soldering involves passing the assembled through a conveyorized with multiple -controlled s to melt and solidify the . The process begins in the preheat , where the board ramps up gradually at 1-3°C/s to around 150°C, allowing activation and solvent evaporation without thermal shock to components. This is followed by a soak at 150-180°C for 60-120 seconds to homogenize the and promote even , then the reflow peaks at 220-260°C for lead-free alloys, holding above the liquidus (e.g., 217°C for SAC305) for 40-90 seconds to form bonds. Finally, controlled cooling at 2-4°C/s prevents defects like thermal fatigue. Profile optimization, often using thermocouples for real-time monitoring, minimizes issues such as tombstoning, where uneven heating causes small components to lift vertically due to imbalances on pads. Wave soldering for SMT is less prevalent but used for double-sided boards where through-hole components are on the top and SMT on the bottom, requiring custom pallets to mask sensitive areas. The , secured in a fixture made from materials like Durostone or aluminum, moves over a molten wave (typically 250-260°C) via fluxer, preheater, and pot zones; pallets expose only the joints while shielding bottom-side SMT components from direct contact to avoid bridging or . This selective application suits low-to-medium volumes and ensures coverage for oxidation prevention, with preheat temperatures of 100-150°C to activate without reflowing top-side paste. design guidelines, including 45° beveled edges and precise milling for board pockets, are critical for alignment and heat dissipation. Key materials in these techniques include tailored for and reliability. The traditional eutectic Sn63Pb37 , with a sharp at 183°C, offers excellent flow and wetting for hand or low-temperature reflow but is restricted in many regions due to lead content. Lead-free alternatives like SAC305 (Sn96.5Ag3.0Cu0.5), standardized under J-STD-020, melt at 217-220°C and provide comparable joint strength with reduced environmental impact, though requiring higher process temperatures. Fluxes, integral to paste formulations, come in no-clean types that leave benign, non-corrosive residues after reflow, minimizing post-process cleaning, or water-soluble variants for applications needing residue removal via deionized water rinse to ensure ionic cleanliness below 1 µg/cm² sodium equivalents per standards. Defect prevention emphasizes thermal profiling to control ramp rates and minimize voids, particularly in ball grid array (BGA) packages where trapped gases can compromise reliability. Preheat ramp rates of 1-3°C/s limit volatile release from , reducing solder balling and beading, while optimized reflow above liquidus ensures complete melting without exceeding 260°C to avoid intermetallic brittleness. For BGA voiding, strategies include using low-voiding pastes with reduced volatiles, atmospheres to suppress oxidation (lowering void percentages from 10-15% to under 5%), and extended soak times for gas escape, achieving void areas below 25% per IPC-7095 Class 3 criteria. These measures enhance joint integrity, with studies showing properly profiled reflow reducing tombstoning incidents by over 80% in high-density assemblies.

Advantages and Limitations

Benefits

Surface-mount technology (SMT) facilitates significant of printed circuit boards (PCBs) by allowing components to be placed directly on the surface, enabling higher component densities and overall board sizes that can be reduced by up to 90% in volume compared to traditional designs. This is particularly evident in advanced packages like ball grid arrays (BGAs), which support over 1000 pins in a compact , ideal for densely packed . SMT contributes to cost efficiencies through reduced material requirements and enhanced automation in assembly processes. Components and boards weigh 60-90% less, lowering raw material usage, while automated placement and soldering minimize manual labor, achieving substantial production cost savings. These efficiencies scale with volume, making SMT economical for high-throughput manufacturing. In terms of electrical performance, SMT's direct surface attachment results in shorter interconnect traces, which decrease parasitic inductance and capacitance, thereby reducing signal loss and supporting high-frequency operations up to several GHz. This configuration improves signal integrity and enables faster data transmission in compact devices. SMT enhances reliability in demanding applications, such as consumer electronics, due to the low-profile solder joints that provide better stability and vibration resistance. The lower center of gravity of surface-mounted components reduces susceptibility to mechanical stresses, ensuring durable performance in portable devices like smartphones and laptops.

Challenges

Surface-mount technology (SMT) presents several thermal management challenges due to the high density of components on printed circuit boards, which concentrates heat generation and leads to hotspots that can degrade performance and reliability. In heterogeneous integration scenarios common to SMT assemblies, extracting heat from these localized hotspots requires advanced cooling solutions across multiple length scales, from chip-level to system-level, to prevent thermal runaway and ensure operational integrity. Additionally, large ball grid array (BGA) packages in SMT are prone to warpage during reflow soldering processes, where thermal expansion mismatches between the package, substrate, and board cause bending that misaligns solder bumps and compromises joint formation. This warpage exacerbates reliability issues in high-density boards, often necessitating low-coefficient-of-thermal-expansion (CTE) core materials or optimized reflow profiles as mitigation strategies. Inspection of SMT assemblies is complicated by the hidden nature of solder joints beneath surface-mounted components, such as BGAs and quad flat no-lead (QFN) packages, which obscure visual and optical detection of defects. These concealed joints frequently harbor voids—gas pockets formed during —that reduce electrical and thermal conductivity, yet require non-destructive techniques like imaging for identification, as standard cannot penetrate component bodies. Such voids, a common soldering defect in , demand 2D or 3D automated systems for accurate quantification, increasing inspection costs and time in high-volume production. Supply chain vulnerabilities in SMT arise from ongoing miniaturization of components, which heightens the risk of counterfeit parts infiltrating global distribution networks, as smaller feature sizes make visual authentication more difficult and enable sophisticated fakes that evade basic checks. These counterfeits pose threats to assembly reliability and end-product safety in SMT processes. Furthermore, the mandatory shift to lead-free soldering under the European Union's Restriction of Hazardous Substances () Directive, effective July 1, 2006, has introduced compliance challenges, including higher reflow temperatures (up to 260°C) for lead-free alloys like SAC305, which accelerate intermetallic compound formation and tin whisker growth, potentially leading to short circuits or failures in high-performance systems. Mitigation involves rigorous material qualification and traceability standards, such as IPC-1782, to verify RoHS conformance and minimize risks from non-compliant or substandard alloys. Mechanically, SMT components exhibit vulnerabilities compared to , particularly in , where surface-mounted joints rely solely on fillet to the board pads, offering lower resistance to lateral forces than the reinforced leads of through-hole parts that anchor into the board. In applications subject to or , such as automotive or , SMT packages like chip resistors or capacitors can demonstrate lower shear strengths than equivalent through-hole counterparts under standardized ball shear tests, increasing the likelihood of detachment. This limitation stems from the smaller joint volume and lack of mechanical interlocking in SMT, often addressed through underfill epoxies or enhanced pad designs to bolster retention without compromising density advantages.

Rework and Repair

Infrared Methods

Infrared (IR) rework stations for surface-mount technology (SMT) utilize focused lamps or arrays of infrared emitters to deliver selective radiant heating to specific components on a (PCB). These systems typically operate in the near- to short-wave spectrum, with wavelengths ranging from 0.76 to 3 μm, where absorption by , PCB materials like , and component substrates is optimal for efficient energy transfer without excessive conduction to surrounding areas. The equipment often includes a top-side IR heater for targeted reflow, a bottom preheater for uniform board temperature stabilization, and integrated vision systems for precise alignment, enabling non-contact heating that minimizes mechanical stress on delicate assemblies. The rework process begins with preheating the PCB to 100–150°C to reduce and improve fluidity, typically using the bottom heater for 1–2 minutes. Targeted reflow follows, where the upper array focuses energy on the component site for 30–60 seconds at 220–240°C, the joints without broadly affecting the board. For component removal, a vacuum pickup tool lifts the part once the is molten, followed by site cleaning with or low-melt to remove residues. Replacement involves applying fresh or preforms, aligning the new component under magnification, and repeating the reflow cycle to form reliable joints, with post-rework cooling controlled to prevent warping. These steps adhere to standards like IPC-7711/7721, ensuring minimal impact on assembly integrity. IR methods are particularly suited for reworking smaller packages such as quad flat packages (QFPs) and small-outline integrated circuits (SOICs), where fine-pitch leads (0.5–1.0 mm) require localized heating to avoid bridging or lift-off. They excel in scenarios involving assembly defects like misplacement or cold joints, providing uniform heat distribution across the component footprint due to the radiative nature of IR energy. A key advantage is the absence of airflow, which prevents from flux vapors or displacement of nearby low-mass components, unlike convective methods, while offering faster ramp-up times and lower energy use for precise profiles. Despite these benefits, IR rework faces challenges on densely populated boards, where taller components or shadows from adjacent parts can block , leading to uneven heating and incomplete reflow in obscured areas. Additionally, the high rates of IR by dark or metallic surfaces increase the risk of overheating sensitive nearby components if exposure times are not properly controlled (e.g., exceeding recommended profiles of 30–60 seconds), potentially causing or warpage without advanced thermal profiling tools. Proper selection and reflector designs mitigate these issues, but IR remains less ideal for ultra-high-density multilayer boards compared to hybrid systems.

Hot Gas Methods

Hot gas methods in surface-mount technology () rework utilize convective heating through specialized nozzles that deliver streams of heated air or , typically , to targeted areas on a (). These systems often operate with nozzle temperatures reaching up to 500°C to achieve rapid and localized reflow of joints, while maintaining lower actual board temperatures through precise . Many automated hot gas stations incorporate vacuum mechanisms to gently lift off components once the melts, minimizing mechanical stress on surrounding areas. The rework procedure begins with masking adjacent components and sensitive board regions using high-temperature materials like to prevent unintended heating or damage. is applied to the component leads or pads to enhance , followed by positioning the focused approximately 0.5–2.5 cm above the target site. Controlled airflow, often adjustable in volume and velocity, is then directed to preheat the area (typically 60–100°C) before ramping to reflow temperatures (200–230°C at the joint for eutectic solders), with a of 5–15 seconds above liquidus to ensure complete melting without overheating. After reflow, the vacuum arm removes the component, and the site is cleaned of residual using tools or wicking. For replacement, fresh is applied, the new component aligned, and the process repeated in reverse. These methods are particularly suited for (BGA) packages and larger surface-mount components due to their ability to uniformly heat dense arrays of solder balls without shadowing effects common in radiation-based techniques. The use of as the carrier gas reduces oxidation on surfaces and component leads, improving joint reliability and minimizing defects like bridging or incomplete reflow. Safety protocols are essential in hot gas rework to avoid thermal damage, including real-time temperature profiling with multiple thermocouples placed at the component, solder joints, and board underside to ensure differentials stay below 15°C and prevent issues like laminate . Exhaust systems must capture vapors and fumes generated during heating, while operators should employ protective gear and maintain inert gas purity to mitigate health risks from oxidation byproducts.

Hybrid Approaches

Hybrid approaches in surface-mount technology (SMT) rework integrate multiple heating techniques to overcome the challenges of single-method systems, enabling precise control for , component removal, and resoldering in complex assemblies. These methods combine the uniform heating of () with the localized precision of hot gas convection, where provides bottom-side preheating to minimize on the board, while hot gas targets the component for reflow. This combination ensures efficient energy transfer, reducing cycle times and preventing damage to adjacent components. For instance, systems like the HR 500 utilize a heating head that merges medium-wave with hot-air streams for safe, targeted warming during SMD rework tasks. Laser-assisted hybrid systems extend this integration for micro-site repairs, particularly in high-density applications, by employing lasers for selective reflow alongside IR or hot gas preheating to achieve pinpoint accuracy without broad heat exposure. Such setups are valuable for restoring configurations through laser balling, where the remelts existing joints while complementary methods stabilize the overall profile. Process integration in these hybrids often involves sequential application—such as global IR preheating followed by localized hot gas or intervention—coordinated via software-controlled profiles that monitor and adjust parameters like ramp rates and peak temperatures in . This automation enhances repeatability, with programmable interfaces allowing operators to define custom thermal curves tailored to specific component types. In advanced uses, hybrid approaches excel in rework of fine-pitch chip-scale packages (CSPs), where precise is ; these systems can attain accuracies below 100 μm, supporting reliable repairs in dense interconnects by minimizing misalignment during placement and reflow. They are particularly suited for high-volume, high-reliability sectors like , where methods facilitate the rework of critical components under stringent quality standards, ensuring minimal defects in vibration-prone environments. since the have focused on convection-conduction s optimized for lead-free alloys, such as SAC305, which require higher reflow temperatures; these integrate for uniform heat distribution with conduction elements for edge control, improving joint integrity and reducing voids in post-assembly repairs.

Historical Development

Early Innovations

The foundations of surface-mount technology (SMT) emerged from efforts to miniaturize in the mid-20th century, with precursors in the involving components such as early transistors and capacitors used in U.S. military radios. These applications, driven by the U.S. Army Signal Corps Laboratories' development of wearable miniature radios by 1953, emphasized compact, lightweight assemblies that anticipated the shift from through-hole to surface mounting for space-constrained systems. Key milestones in the 1960s advanced SMT principles significantly. In 1962, pioneered flip-chip bonding within its (SLT), enabling glass-passivated transistors to connect directly to ceramic substrates via solder bumps, which reduced size and improved reliability in . Concurrently, in the mid-1960s, developed early surface-mount components, including resistors designed for planar mounting, which demonstrated the feasibility of automated assembly for denser circuits and garnered industry interest. Adoption continued in the 1970s, particularly in NASA's space programs, such as the rocket's instrument unit from 1967 onward, influencing designs for reliable, low-mass guidance systems in the Apollo missions. Early commercial applications emerged toward the end of the decade for integrated circuits with miniaturized .

Modern Evolution

The marked a significant boom in surface-mount technology (SMT) adoption, propelled by the rising demand for compact that required miniaturized components and higher assembly densities. Japanese companies such as and pioneered SMT in consumer products like the , enabling efficiencies and driving widespread industry transition from through-hole to surface-mount methods. Devices like portable audio players exemplified this shift. Early environmental initiatives also began in the late , with initial explorations into lead-free solders motivated by growing concerns over lead toxicity in electronics waste, though widespread implementation lagged until regulatory pressures intensified. Entering the 1990s and 2000s, evolved with the introduction of advanced packaging formats such as (BGA) and Chip Scale Package (CSP), which supported escalating integration needs in computing and . BGA packages, first commercialized in the early , utilized an array of balls for enhanced electrical performance and thermal dissipation in high-pin-count applications. CSPs followed suit, achieving volume production by the early 2000s and reducing package sizes to near-chip dimensions, thereby facilitating finer pitches and improved reliability in portable devices. The European Union's Restriction of Hazardous Substances () directive, effective from July 2006, accelerated this era by mandating the phase-out of lead-based s, standardizing the use of tin-silver-copper (SnAgCu) alloys as the primary alternative for processes. These alloys, with melting points around 217–220°C, became ubiquitous despite challenges like higher processing temperatures, influencing global supply chains and assembly standards. From the 2010s onward, SMT has advanced to meet the demands of infrastructure and (IoT) ecosystems, incorporating ultra-fine pitches below 0.3 mm to accommodate denser interconnects in high-frequency modules and sensors. These developments enable sub-millimeter component spacing essential for millimeter-wave antennas and compact edge devices, with formulations optimized for such precisions to minimize voids and bridging defects. Concurrently, (AI) has transformed pick-and-place operations, employing algorithms for real-time optimization of feeder paths, component recognition, and defect prediction, achieving placement yields exceeding 99.9% in high-volume production lines. This AI-driven precision reduces downtime and supports the scalability required for IoT proliferation, where billions of nodes demand consistent reliability. As of 2025, future trends in emphasize flexible and integration techniques tailored for wearables and conformable , leveraging stretchable substrates and stacked assemblies to enhance form factor adaptability without compromising functionality. These innovations, including hybrid 2.5D/ stacking, address the need for lightweight, body-conforming devices in health monitoring and applications. has also gained prominence, with industry standards focusing on enhanced recycling of SMT assemblies through modular designs and e-waste directives like the amended , which tighten global export controls starting in 2025 to promote practices and reduce environmental impact.

Terminology

Common Abbreviations

Surface-mount technology (SMT) relies on a set of standardized abbreviations that facilitate communication in electronics manufacturing and assembly processes. These acronyms encompass core concepts, components, inspection methods, standards organizations, and regulatory compliance terms essential to SMT workflows. The following table outlines key abbreviations commonly used in SMT:
AbbreviationFull FormDefinition
SMTThe technology used to manufacture electronic by components directly onto the surface of a or , enabling higher component density and automated .
PCBA rigid board populated with electronic components and conductive pathways, serving as the foundational for SMT .
BGAA surface-mount package type featuring an array of balls on the underside for connections, allowing high input/output counts and compact placement on ; commonly referenced in contexts like BGA .
AOIA non-contact technique in SMT that uses cameras and image processing to detect defects in deposition after printing or to verify post-.
IPCA global and standards-developing body that establishes guidelines for design, , and manufacturing, including numerous SMT-related specifications.
SACSnAgCu (Tin-Silver-)A family of lead-free composed primarily of tin, silver, and , widely adopted in SMT for their eutectic properties and compatibility with processes.
RoHSAn directive limiting the use of specific hazardous materials, such as lead, in electrical and electronic equipment, driving the shift to lead-free SMT practices since 2006.

Specialized Terms

Tombstoning is a defect in surface-mount technology (SMT) assembly where a chip component, such as a resistor or capacitor, lifts upright on one end during the reflow soldering process due to uneven wetting or thermal gradients across the component leads. This phenomenon arises from differences in solder paste volume or reflow heating, causing one side to solidify faster and pull the component into a vertical "tombstone" position, which compromises joint integrity. Voiding refers to the presence of gas pockets or voids trapped within joints during SMT reflow, often resulting from volatilization, air entrapment, or from materials like plated through-holes. These voids reduce the effective cross-sectional area of the joint, potentially leading to reliability issues such as increased electrical resistance or thermal impedance, though their impact depends on , , and total volume. Fiducial marks are precision features, typically small circular or cross-shaped etched onto printed boards (PCBs) or components in SMT processes, enabling automated pick-and-place machines to accurately register board position and . These marks serve as reference points for vision systems to compensate for any board or placement inaccuracies, ensuring components align correctly with . Underfill is a capillary-flow epoxy material dispensed beneath (BGA) or chip-scale packages in to fill the gap between the die and substrate, mitigating stresses from coefficient of (CTE) mismatch during thermal cycling. By encapsulating the solder joints, underfill enhances mechanical reliability, reduces fatigue cracking, and improves overall assembly durability, particularly for high-density interconnects. standards outline specifications for SMT-compatible packages, including dimensions, tolerances, terminal configurations, and moisture sensitivity levels to ensure interoperability and reliable assembly across manufacturers. These standards, such as those for package outlines and warpage measurement, facilitate consistent design and qualification of surface-mount devices for reflow processes. IPC-A-610 provides visual acceptability criteria for electronic assemblies, specifying requirements for solder joint formation, including fillet shape, , and freedom from defects like bridging or insufficient fill in applications. The standard classifies assemblies into levels (e.g., Class 2 for general and Class 3 for high-reliability) to guide and ensure joints meet performance thresholds without microscopic analysis. Warpage describes the non-planar deformation or of a or package in due to thermal expansion mismatches between materials like dies, traces, and organic substrates during reflow heating and cooling. This bending can misalign components, leading to open joints or stress concentrations, and is quantified through standards that measure deviation from flatness across temperature ranges. Paste-in-hole is a hybrid soldering method in SMT where solder paste is printed directly into through-hole vias or pins before inserting components, allowing mixed-technology assemblies to reflow both surface-mount and through-hole parts in a single pass. This technique, also called pin-in-paste, accommodates connectors or larger components by forming reliable intra-hole fillets while integrating with standard SMT workflows.

References

  1. [1]
    Surface Mount Technology - an overview | ScienceDirect Topics
    Surface-mount technology (SMT) is basically a component assembly technology related to printed-circuit boards wherein the components are attached and connected ...
  2. [2]
    [PDF] Printed Circuit Board Sensor Technology - Auburn University
    Aug 6, 2022 · IBM first produced surface mount technology (SMT). Both advances helped catapult the U.S. to the moon [32]. Figure 2.6 presents a patent ...
  3. [3]
    The History of Surface Mount Technology | Sellectronics
    Jan 19, 2022 · SMT is a process of mounting electrical components directly onto the printed circuit board's surface. A component mounted in this way is known as a surface- ...<|control11|><|separator|>
  4. [4]
    PCB design & fabrication (Theory) - Amrita Virtual Lab
    Surface-mount technology emerged in the 1960s, gained momentum in the early 1980s and became widely used by the mid 1990s.Components were mechanically ...
  5. [5]
    [PDF] BROADBAND PRINTING: The New SMT Challenge
    A typical surface mount process consists of three major process steps: Printing, Pick & Place and Reflow.
  6. [6]
    Surface mount technology — The future of electronic assembly
    Surface mount technology (SMT) is discussed, including reasons for use, assembly types, and production and design processes.
  7. [7]
    Advantages and Disadvantages of SMT - Sierra Circuits
    Jan 20, 2023 · Surface mount technology is a part of the electronic assembly that deals with the mounting of electronic components to the surface of a PCB.Missing: authoritative | Show results with:authoritative
  8. [8]
    What is SMT: A Comprehensive Guide to Surface Mount Technology
    Feb 4, 2025 · Surface Mount Technology (SMT) is a method in electronics manufacturing where components are mounted directly onto the surface of printed circuit boards (PCBs).Missing: authoritative | Show results with:authoritative
  9. [9]
    CROSS Ruling - Customs and Border Protection
    A process called Surface Mount Technology (SMT) is used to place and solder (electrically connect) the components to the PCB forming a printed circuit board ...
  10. [10]
    [PDF] NASA-STD-8739-2.pdf
    Aug 2, 1999 · This publication sets forth soldering requirements for reliable Surface Mount Technology. (SMT). 1.3 Applicability. This publication is ...
  11. [11]
    Epoxy 4044 - AIM Solder
    Epoxy 4044 is single part epoxy adhesive used for bonding SMT components to a PWB prior to double sided reflow or wave solder assembly.Missing: technology | Show results with:technology
  12. [12]
    The effect of solder paste volume on solder joint shape and self ...
    Aug 5, 2020 · By optimizing solder paste volumes for different types of surface-mount components, the model achieves the desired solder joint geometry.
  13. [13]
    Printed Circuit Board (PCB) Basics - ece.ucsb.ed
    The older PCB technology, primarily supporting components with leads requiring a hole for each pin, is known as "through hole" or "PTH" (plated through hole) ...Missing: comparison | Show results with:comparison
  14. [14]
    [PDF] PDF - EE261 Lecture Notes (electronic)
    - Through-Hole Technology refers to components that have leads that extend all the way through the PCB. - When designing a PCB, a plated through-hole is ...
  15. [15]
    The Differences Between Through Hole and Surface Mount PCB ...
    This article covers a concise comparison between the through-hole and SMT methods for use as a decision-making reference guide for PCB designers.
  16. [16]
    Surface Mount vs Through-Hole - Candor Industries
    Aug 12, 2022 · Surface Mount is used more frequently than Through Hole since it is more reliable and less expensive. Nevertheless, Through Hole Technology provides distinct ...Pros and Cons Side by Side · What Is Surface Mount... · What is Through Hole...
  17. [17]
    What Is and What Are the Benefits of Through-Hole Technology
    Aug 28, 2023 · Because of their long lead lengths, through-hole components can handle more vibration and mechanical stress – an essential feature for aerospace ...
  18. [18]
    Can a Rigid Printed Circuit Board Use Both Methods? - Yun Industrial
    May 4, 2025 · A hybrid PCB uses SMT for the majority of components—especially smaller ICs and passive parts—while reserving thru-hole assembly for those that ...Missing: cases | Show results with:cases
  19. [19]
  20. [20]
    Different SMD Component Package Sizes - Sierra Circuits
    Integrated circuit SMD packages · 1. Thin shrink small outline package · 2. Rectangular surface mount · 3. Plastic integrated circuit (IC) package · 4. Gull-wing ...
  21. [21]
    Resistor Sizes and Packages | Resistor Standards and Codes
    Resistors come in SMD, axial, and MELF packages. SMD sizes are standardized by codes, while axial sizes vary. MELF has Micro, Mini, and standard sizes.
  22. [22]
    SMD Package Types and Sizes for Electronics - Z-AXIS Inc.
    SMD Package Types and Sizes ; Small outline integrated circuit (SOIC); Small outline package (SOP); Quad flat pack (QFP) ; Thin small outline package (TSOP) ...
  23. [23]
    SMD Package Sizes: A Simple Selection Guide
    Feb 4, 2025 · Common SMD Package Sizes by Component Type · SOIC (Small Outline IC) – Standard for analog/digital ICs · TSSOP (Thin Shrink Small Outline Package) ...
  24. [24]
    SMD Package Sizes: A Complete Guide - PCBasic
    Sep 22, 2025 · SMD IC Packages ; QFP (Quad Flat Package). 7 × 7 to >20 × 20. Up to several hundred pins, gull-wing ; QFN (Quad Flat No-Lead). 3 × 3 to 12 × 12 ( ...<|control11|><|separator|>
  25. [25]
    Types and Sizes of SMD Components Packages - Kynix
    Aug 21, 2025 · SOIC packages offer a balance between size and ease of assembly. SOP packages provide a slightly larger body, which can help with heat ...<|control11|><|separator|>
  26. [26]
    Types of SMD Components: A Comprehensive Guide - Wevolver
    Oct 17, 2023 · This article delves into the various types of SMD components, detailing their sizes, functions, soldering techniques, selection guidelines, and applications.
  27. [27]
    Surface-Mount Component Packaging: Types, Sizing, and Standards
    Jul 30, 2020 · This article will provide a basic understanding of SMD packaging types, sizes, and relevant standards to engineers involved or interested in electronic ...
  28. [28]
    STANDARD MANUFACTURER'S IDENTIFICATION CODE - JEDEC
    JEP106BM. Published: Jun 2025. The manufacturers identification code is defined by one or more 8 bit fields, each consisting of 7 data bits ...
  29. [29]
    [PDF] JESD30E.pdf - JEDEC STANDARD
    press-pack: Synonym for “press-fit package”. quad flatpack: A surface-mount package whose terminals are on four sides and consist of metal pad surfaces (on ...
  30. [30]
    [PDF] JEDEC PUBLICATION
    JEP95, JEDEC Registered And Standard Outlines For Solid State And Related Products. JESD30, Descriptive Designation System for Semiconductor-Device Packages.
  31. [31]
    Conversion Calculator SMD Resistor Code | DigiKey Electronics
    The EIA96 system of part marking is based on the EIA96 series of standard resistor values and is typically used on 1% tolerance parts. It uses three characters ...Resistor Color Code Calculator · LED Series Resistor Calculator · Resistor Kits
  32. [32]
    Packaging Part Marking Lookup | Texas Instruments - TI.com
    Use this tool to find TI product information based on package top markings. You may search by actual marking on a TI part, or by a TI part number.
  33. [33]
    Challenges of the Miniaturization in the Electronics Production on ...
    Nov 16, 2017 · Smaller components lead to a number of challenges in the Surface Mount Technology (SMT) process chain to ensure a stable production process.
  34. [34]
    Counterfeit Component Detection: A Guide to Visual Inspection
    Jan 15, 2025 · Missing or Obscured Markings: Be cautious of components that lack markings, have unusual logos, or display markings that seem intentionally ...
  35. [35]
    SMT Soldering Reflow Profiling and Ramp Rates - Indium Corporation
    A low ramp rate is desired, usually 1-2°C/s. This gently evaporates volatiles and helps minimize solder defects such as solder balling, solder beading, and ...
  36. [36]
    Mastering the Reflow Soldering Temperature Profile: A Step-by-Step ...
    Jun 24, 2025 · Peak Temperature: Should be 20°C to 40°C above the solder's melting point (e.g., 217°C for common lead-free solders, so peak at 240°C to 250°C).
  37. [37]
    An In-depth Piece On Reflow Soldering Process And Best Practices
    Sep 9, 2025 · Ramp Rate: Typically 1–3 °C/s (max 4 °C/s). Faster ramps may cause component cracking or solder spatter. Target Temp: Usually 100–150 °C, ...
  38. [38]
    Making Sense of Wave Soldering | Sierra Circuits
    Aug 16, 2021 · Wave soldering involves moving a PCB with components through a liquid solder wave, which connects the component leads to the PCB circuitry.
  39. [39]
    [PDF] Wave Solder Pallet Design Guidelines - AGICORP
    Wave solder pallets have 45° beveled edges, aluminum stiffeners, spring loaded rotary hold downs, .090” thick rails, and .062” board pocket lip edge.<|separator|>
  40. [40]
    Wave Solder Pallets | Kaisertech Ltd
    Rating 100% (1) Wave soldering pallets are used for masking components of the bottom side of the PCB which are not to be soldered.
  41. [41]
    Sn63/Pb37 Leaded Solder Alloy
    Sn63/Pb37 Electropure™ is a high-purity solder alloy with low dross, strong wetting, and improved flow. Ideal for SMT, wave, and hand soldering.Missing: clean water- soluble
  42. [42]
    Solder Alloy Products - MacDermid Alpha
    Our solder alloys provide superior wetting, creating strong, durable joints for consistent, high-quality performance in through hole assemblies.
  43. [43]
    BGA Assembly: Challenges and Best Practices - ALLPCB
    May 21, 2025 · A ramp rate of 1-3°C/s prevents thermal shock to components. Use Nitrogen Atmosphere: Reflow in a nitrogen environment to reduce oxidation, ...
  44. [44]
    [PDF] Controlling Voiding Mechanisms in the Reflow Soldering Process
    The two approaches to void minimisation are therefore: 1. Reduce volatiles released in the reflow stage of profile. 2. Facilitate escape of volatiles that are ...
  45. [45]
    Advantages and Disadvantages of Surface Mounting Technology
    Dec 27, 2018 · ... surface of printed circuit boards ... reduced by 90% in size and volume. At the same time, the weight of components can be reduced by 60%~90%.
  46. [46]
    IC Package Types: A Comprehensive Guide - Wevolver
    Apr 11, 2024 · Benefits of BGA packages: High pin count capacity, often exceeding 1000 pins. Small package footprint, enabling high-density PCB designs.
  47. [47]
    Surface Mount Technology Market Size & Share Report 2030
    U.S. Surface Mount Technology Market size and growth rate, 2023 - 2030 To ... Automation also offers manufacturers to produce electronic components in ...
  48. [48]
    System-in-Package - an overview | ScienceDirect Topics
    In summary, the SMT has much higher density because pins can be thinner, devices are often mounted on both sides of the PCB, and components do not block inner ...
  49. [49]
    What Is Surface Mount Technology (SMT)?
    Jul 21, 2025 · Better Vibration Resistance: Surface-mounted components have a ... Consumer Electronics: Smartphones, tablets, laptops, TVs, cameras ...
  50. [50]
    Thermal - Heterogeneous Integration Roadmap, 2023 Version
    Mar 2, 2023 · Heterogeneous Integration poses several significant challenges for thermal management at multiple length scales ranging from heat extraction ...
  51. [51]
  52. [52]
  53. [53]
    [PDF] Automated Inspection of Solder Joints for Surface Mount Technology
    X-ray, infrared, and acoustic imaging have the capa- bility to look at the integrity or construction of the solder joint and are categorized as internal.
  54. [54]
    [PDF] Voids in SMT Solder Joints – Trends in Automotive Electronics
    Voiding is characterized typically by automated X-ray inspection (AXI) systems operating in two-dimensional. (2D-AXI) or three-dimensional (3D-AXI) imaging ...Missing: authoritative | Show results with:authoritative
  55. [55]
    RoHS Ten Years Later: The Transition to Lead-Free Electronics ...
    The law essentially requires the elimination of lead from electronics solders. This law took effect on July 1, 2006.Missing: compliance | Show results with:compliance
  56. [56]
    Impact of the ROHS Directive on high-performance electronic ...
    Sep 14, 2025 · This paper discusses several major technological issues that impede the implementation of Pb-free solders in H-P systems. The topics discussed ...
  57. [57]
    PWB Solder Joint Life Calculations - IEEE Xplore
    For typical leaded solder attachments, the maximum solder joint stresses are below the solder yield strength. ... to attach both surface mount and through hole.
  58. [58]
    [PDF] Improvement of Solder Joint Shear Strength under Formic Acid ...
    Feb 25, 2024 · This means that FA soldering forms large pores which lead to a lower shear strength than flux soldering. In Figure 6b,c, an EDS elemental ...
  59. [59]
    Study of heating capacity of focused IR light soldering systems
    Sep 30, 2013 · The purpose of the IR light soldering system is to create adequate temperature distribution uniformity at the target SMT device under soldering ...
  60. [60]
    How Does Infrared Reflow Soldering Improve Semiconductor ... - HVT
    Aug 27, 2025 · Here, infrared lamps emit radiation in the 0.7–5 µm wavelength range, which is absorbed by the solder paste and PCB materials. This absorption ...
  61. [61]
  62. [62]
    A Guide to Infrared (IR) Rework on BGAs - I-Connect007
    Time to remove a BGA component can average 810 minutes per device. Cleaning the Area Removing Residual SolderCleaning the reworked area prior to replacing the ...
  63. [63]
    (PDF) Automated removal and replacement of surface mounted ...
    Aug 7, 2025 · 10) Preheat the PCB assembly or local target area. 11) Apply heat to the joint of items to reflow the solder. 12) Clean all traces of flux.
  64. [64]
    [PDF] IPC-7711C-7721C table of contents
    Despite this, they can be successfully reworked, repaired or modified if the proper techniques are followed. This manual is designed to help users rework, ...Missing: technology | Show results with:technology
  65. [65]
    PACE Hot Air and IR Rework Systems - Chip Hua
    The IR 1000 is a low-cost, remarkably flexible and effective rework system, capable of installing and removing passives, QFP's, SOIC's, PLCC's, MLF's, LCCC's, ...
  66. [66]
    Analysis of alternative rework strategies for printed wiring assembly manufacturing systems
    **Summary of Infrared Methods in SMT Rework from the Paper:**
  67. [67]
    Comparing Different Types of Rework Stations: Hot Air vs. Infrared
    Dec 11, 2024 · Uniform Heating: IR rework stations provide more even and gradual heating ... Uses infrared radiation for gradual heating. Temperature ...Missing: QFP SOIC
  68. [68]
    [PDF] REWORK AND REPAIR - EP-TeQ.com
    With IR systems, bottom heat must be applied to ensure a constant rate of energy absorption. Hot-gas systems used on low-mass assemblies require only top- side ...
  69. [69]
    Rework Options In SMT Manufacturing - Blog
    Aug 18, 2015 · However, IR systems also suffer from some drawbacks. Because the beam is so precise, this can lead to uneven heating of a surface.Missing: limitations shadowing
  70. [70]
    Hybrid BGA reflow (oven & hot air): recommended temperatures for ...
    Apr 20, 2023 · 2. Hot air rework station Yihua 852D+, with hot air temperature up to 500°C (932 °F), variable air speed and three optional nozzles of misc ...Missing: gas range
  71. [71]
    10.1 Introduction To Component Reclaim - Circuit Technology Center
    Hot gas rework systems and tools are commonly used for non-contact removal of surface mount components from circuit boards. These tools and systems direct ...<|control11|><|separator|>
  72. [72]
    7.3.2 Soldering Surface Mount Chip Components, Hot Gas Method ...
    Add a small bead of solder paste to each pad. · Place the component in position. · Adjust the pressure and temperature output of the hot air tool.
  73. [73]
    BGA Repair in SMT Assemblies - Ray Prasad
    In some hot air rework systems, a thermocouple is mounted to the nozzle to monitor exhaust gas temperature. When using such systems, a correlation is developed ...
  74. [74]
    Rework Process for MicroBGA and CSP - I-Connect007
    The specific process flow followed is typical for BGA rework. The component is heated to solder reflow temperature with a hot-gas nozzle and then removed.
  75. [75]
    [PDF] Hot Air SMD Rework Station - Finetech
    Another advantage is the option to solder in an inert atmosphere by adding nitrogen to prevent oxidation and ensure a better wetting behavior.
  76. [76]
    BGA Rework Demystified: A Practical Guide to Hot Air Techniques
    Aug 22, 2025 · Master BGA rework with hot air techniques. Learn temperature, nozzle size, flux tips, failure analysis, and equipment setup in this guide.Missing: gas SMT
  77. [77]
    [PDF] Rework of Electronic Assemblies - ZVEI
    Hot gas soldering. At the use of hot gas soldering station, the fine adjustment of the gas quantities is very important in addition to temperature con- trol.
  78. [78]
    [PDF] Hot Air BGA Rework Process Improvement with a Touchless ...
    May 28, 2020 · During the Preheat step, the nozzle outputs fixed temperature hot air until TC1 reaches the preheat target. After preheating, the nozzle's ...
  79. [79]
    [PDF] Ersa Rework & Inspection Systems - We take care of excellent ...
    A hybrid heating head combines the heat transfer method of IR radiation with that of convection heating for a targeted and therefore highly efficient warming of ...
  80. [80]
    [PDF] REWORK- & INSPECTION SYSTEMS - Kurtz Ersa
    The Ersa HR 500 hybrid rework system is the first choice for all common rework tasks on medium-sized SMD assemblies. The system is suitable for desoldering,.
  81. [81]
    [PDF] Laser Solder Reflow: A Process Solution Part I - SMTnet
    This paper explains why diode lasers have been identified as an excellent heat source for solder paste reflow. It reviews the heating options available,.
  82. [82]
    [PDF] Study of SMT Assembly Processes for Fine Pitch CSP Packages
    The required placement accuracy depends on the ability of the components to self-align during the reflow process. Theoretically, the self-alignment is ...Missing: hybrid | Show results with:hybrid
  83. [83]
    What Is Surface Mount Technology? +6 Must-Know Benefits
    Jul 11, 2025 · Aerospace and defense systems rely on SMT for both performance and size reduction. Compact, vibration-resistant assemblies and high-frequency ...Smt Process · Multi-Layered Pcb... · When Smt Isn't The Right...<|control11|><|separator|>
  84. [84]
    Miniaturization of communications equipment for the U.S. Army
    Aug 30, 2023 · In September 1953, newspaper articles proclaimed the work of the Signal Corps Laboratories in developing a miniature radio that could be worn as a wristwatch.
  85. [85]
    Forty Years of Flip Chips with Solder Bumps
    During the summer of 1962, IBM reduced to practice the glass passivated flip chip transistor with solder bump connections. There were only 3 bumps per chip ...Missing: bonding surface mount
  86. [86]
    The development history of SMT surface technology - Allaismt
    Jan 3, 2022 · The first stage (1970-1975): The main technical goal of SMT is to apply miniaturized chip components to the production of hybrid integrated ...
  87. [87]
    The evolution of electronic assembly – from Through-
    Surface-Mount Technology (SMT) emerged in the 1960s as an innovative method of placing electronic components directly onto the surface of a printed circuit ...
  88. [88]
    The Evolution of Surface-Mount Technology: Past, Present and Future
    The History of SMT​​ SMT first emerged in the 1960s as a method of assembling electronic components. Back then, SMT was known as “planar mounting.” This assembly ...
  89. [89]
    [PDF] LEAD (Pb)-FREE SOLDER APPLICATIONS - OSTI
    And thus, from the 1920s up until the 1980s, the two principle applications of Pb-containing soft-solders have remained plumbing and electronics. In the late ...
  90. [90]
    Wafer level chip scale packaging (WL-CSP): An overview
    Aug 6, 2025 · Several wafer level chip scale package (WLCSP) technologies have been developed which generate fully packaged and tested chips on the wafer ...
  91. [91]
    (PDF) Thermo-mechanical Reliability Studies of Lead-Free Solder ...
    Jun 18, 2021 · Restrictions on Hazardous Substances (RoHS) Directive on 1st July 2006 forced. electronic manufacturers to adapt with lead-free solder alloys.<|separator|>
  92. [92]
    Lead (Pb)‐Free Solders for High Reliability and High‐Performance ...
    Jul 3, 2020 · The chapter discusses alloy research and the emergence of commercial third generation alloys ... Lead-free alloys for BGA/CSP components. In: Lead ...
  93. [93]
    Electronic Solder Paste Market 2025 Forecast to 2032
    The proliferation of 5G-enabled devices, wearables, and IoT applications has necessitated the development of ultra-fine pitch solder pastes with particle sizes ...
  94. [94]
    Pick Performance for SMT Placement Machines - Circuitnet
    A world class pick-up rate on an SMT placement machine would be 99.95% or better.Current testing on the latest 03015, about half the size of the current 01005 ...
  95. [95]
    SMT placement machines Current status and future insights
    Aug 21, 2025 · The in-depth application of machine learning and artificial intelligence technologies has given chip placement machines an "intelligent brain." ...
  96. [96]
    2024 irds executive packaging tutorial—part 1
    Surface-Mount Technology ... Enhanced Performance and Miniaturization—Together, these technologies allow for greater miniaturization without sacrificing ...
  97. [97]
    Advanced Materials in Responsible Electronics: Innovations for ...
    Aug 17, 2025 · Starting in 2025, the recent amendments to the Basel Convention are tightening global regulations on e-waste exports to prevent illegal dumping, ...
  98. [98]
    [PDF] Definitions of Common Electronics Manufacturing Industry Acronyms
    AOI is used in the SMT process after stencil printing to verify the consistency of the print deposition or after reflow to inspect the presence of solder joints ...
  99. [99]
    [PDF] IPC-7095D-WAM1 - Design and Assembly Process Implementation ...
    Reflow Soldering and Profiling ......................... 94 ... IPC-D-279 Design Guidelines for Reliable Surface Mount Technology Printed Board Assemblies.
  100. [100]
    Global Electronics Association Homepage | electronics.org
    Advancing product quality, compliance, and workforce through IPC standards and certifications. Supply Chain ​Visibility & Intelligence​. Providing insightful, ...IPC Standards · About Us · IPC Certifications · IPC Builds-Standards...
  101. [101]
    RoHS Directive - Environment - European Commission
    EU rules restricting the use of hazardous substances in electrical and electronic equipment to protect the environment and public health.RoHS Directive implementation · 2011/65 - EN - rohs 2 - EUR-Lex
  102. [102]
    [PDF] A Study of 0201's and Tombstoning in Lead-Free Systems, Phase II ...
    Jersey City, NJ, USA. Abstract. Tombstoning, the phenomena where a chip component stands up on one end during the reflow cycle, is well-documented and ...
  103. [103]
    [PDF] IPC-HDBK-005 - Guide to Solder Paste Assessment
    Jan 14, 2006 · TOMBSTONING ... face mount technology (SMT) processes. This document also suggests ...
  104. [104]
    [PDF] Voids in SMT Solder Joints – Myths Revisited
    It means that all voids without contact to a PCB or component surface have almost no chance to stay within the bulk material of the solder joint for a longer ...
  105. [105]
    [PDF] Effect of Voiding on Solder Joint Shock and Thermal Cycle Reliability
    Voids are caused by entrapped gases produced during flux volatilization during SMT, air entrapment in plated through holes and flux reaction with metal.
  106. [106]
    [PDF] IPC-AJ-820A - Assembly and Joining Handbook
    1.3 Surface Mount Technology The most obvious benefits of surface mount technology (SMT) compared to older through-hole (THT) technology are increased ...
  107. [107]
    [PDF] IPC-7351B table of contents - Global Electronics Association
    Jun 3, 2010 · Fiducial Marks. ... SMT Assembly Process Sequence . . . . . . . . . . . . . . .49. 7.2. Substrate Preparation ...
  108. [108]
    [PDF] IPC J-STD-030A - Selection and Application of Board Level Underfill ...
    Feb 20, 2014 · Underfill material is used to increase reliability of electronic devices by two methods: alleviate coefficient of thermal expansion (CTE) ...
  109. [109]
    [PDF] reworkable-underfill-materials.pdf - SMTnet
    A study was performed to investigate, evaluate and qualify new reworkable underfill materials to be used primarily with ball grid arrays (BGAs), Leadless SMT ...
  110. [110]
    Standards & Documents Search - JEDEC
    Published JEDEC documents on this website are self-service and searchable directly from the homepage by keyword or document number.Why JEDEC Standards Matter · Type Registration, Data Sheets · Document Types
  111. [111]
    Package Warpage Measurement of Surface-Mount ... - JEDEC
    This test method is to measure the deviation from uniform flatness of an integrated circuit package body for the range of thermal conditions experienced.
  112. [112]
    [PDF] IPC-A-610G: Acceptability of Electronic Assemblies table of contents
    This document presents acceptance requirements for the manufacture of electrical and electronic assemblies. Historically, elec- tronic assembly standards ...
  113. [113]
    [PDF] Investigation of Low Temperature Solders to Reduce Reflow ...
    This paper describes the yield improvements and defect mechanisms as a function of temperature as well as the impact of epoxy based solder reinforcement ...
  114. [114]
    [PDF] Effects of Temperature Uniformity on Package Warpage
    Abstract. Knowing how package warpage changes over temperature is a critical variable in order to assemble reliable surface mount attached technology.
  115. [115]
    [PDF] IPC-7525B - Stencil Design Guidelines
    Oct 16, 2011 · The through-hole components are inserted and reflow-soldered together with the surface-mount components. Also known as Paste-In-Hole, Pin-In- ...
  116. [116]
    [PDF] IPC-1401 - Stencil Design Guidelines - Global Electronics Association
    1.7.3 FPT Fine-Pitch Technology. 1.7.4 SMT Surface Mount Technology. 1.7.5 THT Through-Hole Technology. 1.8 Terms and Definitions All terms and definitions ...Missing: common | Show results with:common