Fact-checked by Grok 2 weeks ago

ARM9

The ARM9 is a family of 32-bit reduced instruction set computing (RISC) microprocessor cores developed by ARM Ltd. (now Arm Holdings), introduced in 1998 as a high-performance successor to the ARM7 family, specifically designed for embedded applications such as portable devices, mobile phones, personal digital assistants (PDAs), and smart phones that demand a balance of processing power, low power consumption, and compact die size.^[1]^[2] Key members of the ARM9 family include the ARM9TDMI, which features a five-stage pipeline delivering approximately 165 MIPS at clock speeds up to 150 MHz in 0.35 μm process technology with power usage of 1.5 mW/MHz; the ARM940T, an integrated variant with 4 KB instruction and data caches, a write buffer, and a protection unit for enhanced memory management in closed systems; and the ARM9E-S, which implements the ARMv5TE architecture extension for improved digital signal processing (DSP) capabilities through enhanced multiply-accumulate instructions.^[2]^[3]^[4] Other notable cores in the family, such as the ARM926EJ-S and ARM946E-S, support Java acceleration and synthesizable designs for multi-tasking environments with full memory management units (MMUs).^[5]^[6]^[7] All ARM9 cores support both the 32-bit ARM instruction set for high-performance applications and the 16-bit Thumb set for improved code density, enabling developers to optimize for either speed or memory efficiency in resource-constrained systems; they typically operate at clock frequencies up to 200 MHz, achieve roughly double the clock rate of the ARM7TDMI with 21% higher instruction throughput, and incorporate Harvard architecture with parallel decode units to minimize power while handling complex portable workloads.^[3]^[8]^[9] The family played a pivotal role in the early mobile computing era, powering devices from manufacturers like Nokia and Psion, before being succeeded by more advanced architectures like Cortex-A and Cortex-M series around 2006.^[2]^[1]

Introduction

Overview

The ARM9 family comprises a series of 32-bit RISC processor cores developed and licensed by ARM Holdings for microcontroller and low-power embedded applications.^[10] These cores represent an older generation in the ARM architecture lineup, emphasizing high performance and efficiency for cost-sensitive devices such as mobile phones and personal digital assistants.^[10] The family was announced in 1997, with the ARM9TDMI serving as the inaugural core.^[11] ARM9 implementations generally achieve clock speeds up to 200-300 MHz, delivering performance around 210 MIPS at 200 MHz in typical configurations.^[10] This range positions the family as suitable for embedded systems requiring balanced power consumption and processing capability, often operating at power levels of approximately 1.5 mW per MHz.^[12] Within the broader ARM architecture evolution, the ARM9 family bridges the gap between the simpler, lower-performance ARM7 series and the more advanced ARM11 series, which introduced enhancements like Thumb-2 instruction set support for improved code density.^[13] Architecturally, ARM9 cores adopt a Harvard design in many variants, featuring separate instruction and data buses to enhance memory access efficiency.^[8]

Historical Development

The ARM9 family of processors was developed by ARM Holdings in the late 1990s to address the escalating demands for enhanced 32-bit RISC processing power in power-constrained portable and embedded applications, building on the widespread adoption of the preceding ARM7TDMI core.^[14] This evolution was motivated by the need to support emerging multimedia, networking, and signal-processing workloads that exceeded the capabilities of the ARM7 era, while maintaining low power consumption essential for battery-operated devices.^[15] The ARM9TDMI, the inaugural core in the family, was announced on October 16, 1997, as a direct successor to the ARM7TDMI, promising approximately double the performance for applications in multimedia and networking.^[16] It became available for licensing in 1998 and implemented the ARMv4T architecture, incorporating Thumb instructions for improved code density.^[17] The first production silicon using the ARM9TDMI appeared in 1999, with licensees such as Samsung integrating it into system-on-chip designs for mobile and embedded systems.^[18] This development occurred amid the late 1990s surge in personal digital assistants (PDAs) like the Palm Pilot series, early cellular phones from Nokia and others, and proliferating embedded systems in consumer electronics, where efficient 32-bit processing was increasingly vital.^[19] Subsequent milestones included the introduction of the ARM9E-S core in 1999, which extended the architecture to ARMv5TE with enhanced digital signal processing (DSP) instructions to better handle multimedia and communications tasks.^[4] In 2001, the ARM9EJ-S variant followed, adding Jazelle technology for hardware-accelerated execution of Java bytecodes, targeting the rising popularity of Java-enabled portable devices.^[20] These extensions solidified the ARM9's intellectual property foundation, evolving from ARMv4T's baseline features to ARMv5TE's DSP and multimedia optimizations.

Architecture

Key Features

The ARM9 family of processors implements the ARMv4T architecture in its base variant, the ARM9TDMI, supporting both 32-bit ARM instructions for full functionality and 16-bit Thumb instructions to enhance code density in memory-constrained embedded systems.^[21] Later variants, such as the ARM9E-S family, adopt the ARMv5TE architecture, incorporating enhanced DSP extensions while retaining core compatibility with ARM and Thumb instruction sets.^[22] As a load/store architecture, ARM9 cores employ a 32-bit flat address space, where only load and store instructions access memory, enabling efficient pipelining and reduced complexity in data handling. All instructions support conditional execution based on flags, minimizing the need for explicit branching and improving code efficiency by allowing up to 16 conditions per instruction. The processor operates in six distinct modes—User, FIQ, IRQ, Supervisor, Abort, and Undefined—to manage privilege levels, fast interrupts, general interrupts, and exception handling, ensuring secure and prioritized task execution.^[21] Endianness is configurable, allowing selection between big-endian and little-endian byte ordering to accommodate diverse system requirements and legacy compatibility. Power management features include basic sleep modes for halting execution during idle periods and clock gating to disable unused pipeline stages, optimizing energy consumption in low-power embedded applications.^[21] Compared to the preceding ARM7TDMI, which also uses ARMv4T but features a shallower pipeline, the ARM9 achieves approximately double the performance at equivalent clock speeds through a deeper five-stage pipeline, without incorporating advanced features like Jazelle mode or SIMD extensions in base configurations.^[10]^[2]

Pipeline and Performance

The ARM9TDMI core employs a five-stage pipeline consisting of fetch, decode, execute, memory, and writeback stages, adopting a Harvard architecture that separates instruction and data accesses to support higher clock frequencies than the ARM7TDMI's three-stage von Neumann design. This structure facilitates overlapping of operations, with typical operating frequencies ranging from 100 MHz to 400 MHz based on the semiconductor process node, such as 0.18 μm for up to 200 MHz implementations.^[23]^[24] Branch instructions are resolved during the execute stage without dynamic prediction hardware, resulting in a 2-3 cycle penalty for taken branches due to pipeline flushing and refilling from the target address; untaken branches incur no penalty. Some ARM9 variants incorporate static prediction heuristics or minimal target buffering in customized implementations to mitigate frequent branching in control-intensive code.^[14] Performance characteristics are evaluated using the Dhrystone benchmark, where the ARM9TDMI delivers approximately 1.1 DMIPS/MHz in ARM instruction mode, reflecting efficient integer processing but limited by the in-order pipeline. The ARM9E-S variant improves this to up to 1.1 DMIPS/MHz through DSP extensions that accelerate multiply-accumulate operations common in signal processing, reducing overall cycles for mixed workloads. DMIPS, or Dhrystone MIPS normalized to the VAX 11/780 standard, provides a measure of sustained integer performance per megahertz, derived from the benchmark's total iterations divided by execution cycles and scaled by clock rate.^[25]^[26] Memory interfaces include optional Harvard caches, exemplified by the ARM940T's 4 KB instruction cache and 4 KB data cache for low-latency access in cached configurations, alongside support for the AMBA AHB or ASB bus protocols to enable scalable system integration with peripherals. Key bottlenecks stem from the strictly in-order execution model, which prevents reordering for parallelism, and load-use data hazards that impose 1-2 cycle interlocks when subsequent instructions depend on unloaded data arriving in the memory stage.^[2]

Core Variants

ARM9TDMI and ARM940T

The ARM9TDMI core, released in 1998, serves as the foundational integer processor in the ARM9 family, implementing the ARMv4T architecture with support for both 32-bit ARM and 16-bit Thumb instructions to enhance code density in memory-constrained embedded systems.^[10] It employs a five-stage pipeline—fetch, decode, execute, memory access, and write-back—with a Harvard bus architecture enabling simultaneous instruction and data fetches, achieving approximately 1.1 MIPS per MHz while maintaining low complexity through forwarding paths that reduce pipeline stalls. Lacking integrated cache or memory management unit (MMU), the ARM9TDMI is provided as a synthesizable RTL design suitable for custom ASIC or FPGA integration, prioritizing minimal area (around 4.15 mm² in 0.35 μm process, scaling below 0.5 mm² in advanced nodes like 0.18 μm) and power efficiency (typically 0.6–1.8 mW/MHz depending on process and voltage, such as 1.8 mW/MHz at 3.0 V in 0.35 μm).^[10]^[27] This makes it ideal for cost-sensitive applications where external memory systems handle caching needs, with EmbeddedICE logic enabling JTAG-based debugging. The ARM940T variant, introduced in 1999, builds directly on the ARM9TDMI core by integrating a 4 KB instruction cache and 4 KB data cache in a Harvard configuration, each organized as 64-way set-associative with 1 KB modular blocks for flexibility in power-sensitive designs.^[28] It also incorporates a memory protection unit (MPU) with 8 instruction and 8 data regions for basic access control and embedded OS support, such as task isolation without the overhead of a full MMU or TLB, alongside a 4-entry write buffer to mitigate memory latency.^[28]^[10] Retaining the same five-stage pipeline and Thumb compatibility, the ARM940T targets closed embedded systems requiring moderate performance boosts (up to 120 MHz operation) and protection features, with power consumption around 400 mW at full speed in 0.35 μm process and an area of approximately 13 mm² including caches.^[10] A related variant, the ARM920T, integrates the ARM9TDMI core with a unified 16 KB cache, MMU, and write buffer, enabling support for open operating systems like Linux in embedded applications.^[29] Both cores emphasize trade-offs for embedded use: the ARM9TDMI minimizes silicon footprint and power for bare-metal or simple RTOS applications, while the ARM940T adds integrated memory management for multitasking without escalating costs or complexity beyond basic protection needs.^[10] Early implementations included high-volume consumer products such as mobile communications devices and next-generation PDAs. These designs laid the groundwork for subsequent ARM9 variants by demonstrating scalable performance in low-power scenarios.

ARM9E-S and ARM9EJ-S Families

The ARM9E-S core, introduced in 2000, implements the ARMv5TE architecture, which extends the ARMv4T baseline with enhancements for digital signal processing (DSP).^[3] This synthesizable core supports the 32-bit ARM instruction set in ARM state and the 16-bit Thumb instruction set in Thumb state, without integrated caches, allowing licensees to add memory systems as needed.^[3] Key additions include SIMD DSP instructions, such as 16-bit and 32-bit multiply-accumulate (MAC) operations with single-cycle throughput after initial latency, enabling efficient signal processing tasks like filtering and transforms. Building on the ARM9E-S in 2001, the ARM9EJ-S variant incorporates Jazelle technology, specifically Direct Bytecode Execution (DBE), to accelerate Java applications by directly interpreting bytecode on the hardware without full software emulation or just-in-time compilation.^[30] Jazelle introduces a dedicated state machine that handles over 95% of Java bytecodes natively, reducing interpreted code overhead by a factor of 5 to 10 compared to pure software execution on prior ARM cores. This extension maintains the ARMv5TEJ instruction set, combining DSP capabilities with Java acceleration for multimedia-rich embedded systems. Notable implementations include the ARM926EJ-S, a macrocell featuring an ARM9EJ-S core with a memory management unit (MMU), configurable Harvard caches (typically 16 KB instruction and data), and Jazelle support, targeted at multitasking operating systems in portable devices.^[6] The ARM966E-S, based on the ARM9E-S core, omits the MMU for real-time applications, incorporating tightly coupled memory (TCM) interfaces for deterministic low-latency access and DSP extensions suited to control-oriented tasks.^[31] Similarly, the ARM968E-S provides a secure-oriented variant with a protection unit enabling hardware-based separation of secure and non-secure memory regions, serving as an early precursor to advanced security models like TrustZone, while retaining TCM and no caches for cost-sensitive embedded security.^[32] These families enhance multimedia processing through 16/32-bit MAC instructions and saturation arithmetic, which prevent overflow in fixed-point operations common in audio and video algorithms. The Jazelle state machine further optimizes bytecode handling by mapping Java opcodes to native execution paths, minimizing mode switches between ARM, Thumb, and Jazelle states.^[33] Overall, the cores deliver up to 1.2 DMIPS/MHz, providing a performance uplift for DSP workloads and enabling mid-2000s mobile devices to handle audio and video decoding efficiently.^[34]

Licensing and Customization

ARM Licensing Model

ARM Holdings licenses its ARM9 processor intellectual property (IP) through two primary models: processor IP licenses, which grant access to specific pre-designed core implementations such as the ARM9TDMI, and architecture licenses, which permit licensees to develop custom derivatives based on the ARM instruction set architecture (ISA).^[35]^[36] Processor IP licenses typically involve an upfront fee, often in the range of several million dollars depending on the configuration and volume commitments, followed by royalty payments of 1-2% of the selling price per chip containing the IP, or equivalently low fixed amounts like $0.01 to $0.10 per unit for high-volume embedded applications.^[35]^[37] Architecture licenses, more flexible but costlier upfront (potentially tens of millions), allow modifications to the core design while adhering to the ISA specifications, enabling tailored implementations for specialized needs.^[38]^[39] For the ARM9 family, licensing options have been available since 1998, starting with the ARM9TDMI core as a fixed-configuration synthesizable soft core delivered in RTL or Verilog format.^[40] Licensees could select parameterizable variants, such as those in the ARM9E-S family, allowing customization of cache sizes (e.g., instruction and data caches from 4KB to 64KB) to optimize for embedded applications, with additional royalties applied for enhanced features like cache inclusion.^[40] These options emphasized flexibility for low-power microcontroller use, contrasting with higher-performance application processors. The licensing process requires potential customers to sign a non-disclosure agreement (NDA) with ARM, followed by payment of the upfront fee to receive the IP deliverables, including design files, verification tools, and documentation, which licensees then integrate into their system-on-chip (SoC) designs.^[35] By 2005, the ARM9 had attracted over 100 licensees worldwide, including major semiconductor firms like Texas Instruments, Samsung, and STMicroelectronics, who incorporated it into products for mobile and embedded markets.^[41] This pre-Cortex-A era model (prior to 2005) prioritized broad accessibility and customization to differentiate embedded (e.g., real-time control) from application processors (e.g., multimedia handling).^[37] Licenses impose strict restrictions, prohibiting reverse engineering, decompiling, or disassembly of the IP to protect ARM's proprietary designs, with violations potentially leading to termination.^[42] Compliance is mandated with the relevant ARM architecture versions, such as v4T for the ARM9TDMI (supporting Thumb instructions) and v5TE for the ARM9E-S (adding DSP extensions), ensuring interoperability and backward compatibility.^[43]

Silicon Integration Options

The ARM9 family supports flexible silicon integration through synthesizable register-transfer level (RTL) designs, enabling licensees to customize core parameters such as cache sizes (ranging from 4 KB to 128 KB in power-of-2 increments for instruction and data caches) and tightly coupled memory (TCM) configurations (from 4 KB to 1 MB per region).^[44] Bus width and associativity can be adjusted during synthesis to match target applications, while hard macrocell implementations provide pre-optimized IP blocks for faster integration into ASICs or SoCs.^[45] These options allow for variants like the ARM926EJ-S, where cache lockdown and TLB configurations support time-critical operations without altering the base ARMv5TE instruction set architecture.^[44] Integration interfaces include the AMBA AHB bus for high-performance connections to peripherals and memory, with separate instruction and data ports supporting burst transfers (e.g., INCR4 or INCR8) and compatibility with AMBA APB for lower-speed components.^[45] The coprocessor interface facilitates extensions such as floating-point units via CP15 registers and handshake signals for instructions like MCR/MRC and CDP, enabling seamless addition of domain-specific accelerators.^[44] For example, the ARM946E-S variant incorporates a memory protection unit (MPU) for enhanced security, defining access rules and privilege modes for memory regions to protect operating systems and applications without modifying the core ISA.^[46] The cores are optimized for process nodes from 0.18 μm to 90 nm, with implementations achieving up to 200 MHz in 0.18 μm technology.^[47] Low-power variants support voltage scaling techniques, such as dynamic voltage scaling (DVS) integrated with error-tolerant mechanisms like RAZOR for aggressive power reduction in ARM9-based designs.^[48] Tool support includes the ARM RealView Development Suite for RTL simulation and debugging, featuring the ARMulator instruction set simulator and JTAG-based interfaces like RealView ICE for hardware emulation.^[49] Verification relies on compliance test suites, including Architectural Validation Suites (AVS) for instruction set checks and Device Validation Suites (DVS) for peripheral and system behavior, ensuring architectural fidelity.^[50] Challenges in integration include managing area overhead, with core implementations typically occupying 2.1–4.2 mm² in 0.18–0.25 μm processes (excluding caches and MMU), balanced by performance gains from custom optimizations like power-down modes for unused components.^[51]^[47] Real-time features, such as TCM for deterministic access, can be added via configurable interfaces, minimizing latency without ISA changes.^[52]

Applications

Embedded Systems

The ARM9 architecture became a cornerstone of embedded systems in the 2000s, particularly for real-time operating system (RTOS)-based applications requiring efficient 32-bit processing at low power and cost. It dominated in sectors like automotive electronic control units (ECUs), where cores such as the ARM926EJ-S provided the deterministic performance needed for safety-critical tasks. Similarly, ARM9 enabled compact networking routers by integrating with Ethernet interfaces for reliable data handling, as seen in reference designs like Micrel's XceleRouter platform running at 166 MHz for near wire-speed WAN-to-LAN routing. In printers, ARM9-based solutions supported print engine control and image processing, contributing to the shift toward more capable embedded controllers in office and industrial printing devices.^[53]^[54] Key microcontroller examples highlight ARM9's versatility in these domains. NXP's LPC3180 series, built on a 90-nm ARM9 core, targeted low-power industrial and networking applications with integrated vector floating-point support for enhanced computational efficiency. Atmel's AT91SAM9 family, including the AT91SAM9G20 and AT91SAM9R64, integrated the ARM926EJ-S core with large SRAM and peripherals like USB and Ethernet, making it suitable for RTOS-driven embedded systems in automotive and industrial control. Cirrus Logic's EP93xx series, such as the EP9307, combined an ARM9 CPU with multimedia interfaces like I2S audio and AC'97 codecs, excelling in audio DSP for embedded devices requiring real-time signal processing. These chips exemplified ARM9's role in bridging general-purpose computing with specialized peripherals.^[55]^[56]^[57] ARM9's adoption extended to industrial control systems, such as programmable logic controllers (PLCs) utilizing the ARM926EJ-S for its Harvard-cached architecture and Jazelle technology for Java acceleration, ensuring low-latency responses in automation environments. Point-of-sale (POS) terminals and medical devices benefited from its 32-bit efficiency and low cost, enabling features like secure transaction processing and basic diagnostics without excessive power draw—NXP's LPC32xx series, for instance, supported USB OTG and LCD controllers for such portable applications. By the mid-2000s, ARM9-powered designs accounted for a substantial share of embedded MCUs, with ARM architectures overall capturing a significant portion of certain microcontroller markets through broad licensing. As of 2025, ARM9 remains in legacy industrial equipment, supported by current Keil MDK versions with legacy packs for ongoing maintenance in RTOS environments.^[6]^[58]^[59] A notable case study is ARM9's application in set-top boxes for MPEG decoding, where DSP extensions in cores like the ARM946E-S and ARM9E accelerated multimedia tasks. These extensions, including enhanced multiply-accumulate instructions, allowed efficient handling of MPEG audio and video streams, reducing CPU load for real-time playback in resource-constrained devices—early implementations targeted audio coders and video decoders, enabling cost-effective integration in consumer broadcast systems.^[60]^[61]

Consumer and Industrial Devices

The ARM9 architecture powered early consumer electronics, particularly in portable and multimedia-focused devices during the mid-2000s. One prominent example is the Nokia 6600 smartphone, released in 2003, which incorporated the Texas Instruments OMAP1510 processor with a 104 MHz ARM9 core to handle Symbian OS tasks and basic multimedia features like VGA camera processing and MMS support. Similarly, digital cameras such as the Canon PowerShot A720 utilized ARM9-based DIGIC III image processors for efficient raw image handling, JPEG encoding, and on-device watermarking capabilities.^[62] Portable media players and related devices also leveraged ARM9 for balanced performance in audio/video decoding. The Sony mylo personal communicator, introduced in 2006, employed the Freescale i.MX21 processor featuring an ARM9 core to manage Wi-Fi connectivity, video playback, and instant messaging on a Linux-based platform.^[63] Key system-on-chip implementations included Samsung's S3C24xx series, which integrated ARM9 cores for mobile phones and PDAs with support for LCD controllers and USB interfaces; Intel's PXA255 XScale processor (ARMv5TE compatible with ARM9 binaries), used in PDAs like the HP iPAQ for 400 MHz operation in pocket computing tasks; and Freescale's i.MX1 family (e.g., MC9328MX1), optimized for low-power audio/video applications with integrated LCD and MPEG-4 decoding up to 200 MHz.^[64]^[65]^[66] In industrial applications, ARM9 cores enabled reliable processing in devices requiring moderate computational demands beyond pure embedded controls. Multifunction printers from manufacturers like HP and Epson incorporated ARM9E variants for print job management, raster image processing, and network interfaces during the 2000s. GPS navigators, such as the AvMap Geosat series, utilized 200 MHz ARM9 processors for rapid route recalculation and data compression in portable units.^[67] Barcode scanners like the FEIG ID ECCO+ integrated a 400 MHz ARM9 core with 128 MB RAM for real-time RFID/barcode decoding and data logging in warehouse environments.^[68] Adoption of ARM9 peaked from 2002 to 2008, driven by its cost-effectiveness in feature phones and portable gadgets, where extensions like Jazelle accelerated Java ME bytecode execution for apps and games.^[69] By around 2010, the architecture's use in new consumer designs declined with the transition to higher-performance ARM11 and Cortex-A series for advanced multimedia and multitasking, though ARM9 persisted in low-end industrial tools for legacy compatibility and power efficiency.^[70]

Legacy

Successors

The ARM11 family served as the direct successor to the ARM9, with the series announced on April 29, 2002, and specific cores such as the ARM1136J-S and ARM1136JF-S introduced on October 14, 2002. These processors implemented the ARMv6 architecture, building on the ARM9's ARMv5TE foundation by incorporating enhancements like SIMD media instructions for accelerated multimedia processing, and an 8-stage pipeline that enabled higher clock frequencies and up to twice the multimedia performance compared to ARMv5-based designs. Later variants, such as the ARM1156T2-S, added optional Thumb-2 instructions for improved code density and performance. The deeper pipeline and architectural optimizations allowed ARM11 cores to achieve significant efficiency gains, with implementations reaching over 600 Dhrystone MIPS at under 200 mW in 0.13-micron processes, representing a substantial leap for power-constrained applications.^[71]^[72] This transition marked a broader architectural evolution from the ARM9's ARMv5TE, which emphasized DSP extensions and saturated arithmetic, to ARMv6 in the ARM11 family, featuring unaligned memory access, enhanced SIMD operations, multi-core support, and the introduction of TrustZone security extensions. The ARM11 maintained binary compatibility with ARM9 software, facilitating seamless migration by supporting the same ARM and Thumb instruction sets without requiring recompilation for legacy codebases. The Cortex-A series, introduced in 2005 with ARMv7-A, began supplanting ARM9 and ARM11 in new designs by the late 2000s. Subsequent shifts to the ARMv7-A architecture in 2005 introduced the Cortex family, including the Cortex-A8 as the first high-performance implementation with mandatory Thumb-2, NEON advanced SIMD extensions, and scalable designs optimized for varying performance and power profiles across application, real-time, and microcontroller domains.^[72]^[73] ARM9 production peaked around 2006, with hundreds of millions of units shipped annually in embedded and mobile devices, but began phasing out for new designs by the late 2000s as licensees increasingly adopted Cortex processors. By 2010, the Cortex-A8 and later variants had largely supplanted ARM9 and ARM11 in high-end applications, while the Cortex-M series targeted embedded systems, driven by demands for superior single- and multi-threaded performance in evolving markets. This replacement was motivated by the escalating efficiency requirements of smartphones and other battery-powered devices, where ARM9's 5-stage pipeline struggled to scale effectively in multicore configurations amid rising computational needs for multimedia and connectivity. The Cortex transition enabled better power-performance trade-offs, with ARMv7 designs delivering up to several times the efficiency of predecessors in mobile workloads, easing the shift to more complex, multi-core SoCs.^[70]^[74]^[75]^[76]

Enduring Impact

The ARM9 family played a pivotal role in establishing ARM's leadership in the embedded systems market during the late 1990s and early 2000s, contributing significantly to the shipment of billions of ARM-based processors that powered mobile devices, PDAs, and early consumer electronics. By 2011, ARM had shipped approximately 15 billion chips cumulatively, with the ARM9 series accounting for a substantial portion of embedded deployments due to its balance of performance and power efficiency in 32-bit RISC designs. This success trained the developer ecosystem on scalable ARM architectures, enabling widespread adoption and solidifying ARM's dominance, where it captured over 95% market share in mobile processors by 2010.^[77]^[78]^[79] Although ARM discontinued active development and support for new ARM9 designs around 2010 in favor of the Cortex series, the cores remain in use within legacy systems as of 2025, particularly in industrial controls, pre-2015 automotive ECUs, and IoT retrofits where replacement is uneconomical. For instance, older automotive electronic control units (ECUs) based on ARM9 continue to operate in vehicles, requiring secure bootloader updates to address evolving threats without full hardware overhauls. In industrial IoT applications, ARM9-based platforms serve as upgrade paths from even older architectures, supporting ongoing operations in cost-sensitive environments like smart factories.^[59]^[80] In electrical engineering curricula, the ARM9 remains a key example for teaching fundamental pipeline concepts, such as its five-stage integer pipeline (fetch, decode, execute, memory, write-back), which illustrates RISC execution efficiency and hazard mitigation in embedded systems courses. Resources like ARM's technical documentation and university modules, such as EC8791 on ARM9 processors, emphasize these principles to build conceptual understanding of processor design. Open-source emulators, including those in QEMU, further enable hands-on experimentation with ARM9 behaviors in academic settings.^[81]^[82]^[83] Economically, the ARM9 contributed to ARM Holdings' valuation growth through substantial licensing and royalties in the 2000s, representing a significant portion of licensing revenue during peak years and driving royalty streams from high-volume embedded chips into the 2010s and beyond. Even in 2016, classic cores like ARM9 accounted for a notable share of shipped units, sustaining royalties as legacy devices persisted in the market. This foundational revenue helped ARM transition to higher-margin architectures, bolstering its market cap to over $100 billion by the mid-2020s.^[84]^[85] Legacy ARM9 deployments face challenges including security vulnerabilities in outdated features like Jazelle DBX, which, while innovative for Java acceleration, exposes systems to exploitation in unpatched environments without modern mitigations such as TrustZone. Migration to Cortex-M series incurs significant costs, including hardware redesign, software porting, and validation, often deterring upgrades in cost-sensitive industrial and automotive applications where ARM9's established ecosystem provides short-term stability over the expense of transitioning to more efficient 32-bit alternatives.^[86]^[74]

References

[1]
The ARM9 family-high performance microprocessors for embedded ...
This has lead to the introduction of the ARM9 family, a range of high performance low power embedded microprocessors targeted at next generation embedded ...
[2]
[PDF] The ARM9 Family - High Performance Microprocessors for ...
ARM9 processors are specifically targeted to meet the needs of the next generation of highly integrated portable applications while at the same time keeping ...
[3]
ARM9E-S Core Technical Reference Manual r2p1 - Arm Developer
The ARM9E-S core is an implementation of the ARM architecture v5TE. For details of both the ARM and Thumb instruction sets, see the ARM Architecture ...
[4]
ARM9E-S Technical Reference Manual - Arm Developer
The ARM9E-S is a member of the ARM family of general-purpose 32-bit microprocessors. The ARM family offers high performance for very low power consumption ...<|separator|>
[5]
Using the Arm9™ Trademark – Arm®
Using the Arm9™ Trademark ; Arm9 Processor Family Trademarks. Arm9EJ-S · Arm9E-S · Arm9TDMI · Arm9TDMI-S · Arm920T · Arm922T · Arm926EJ-S · Arm946E · Arm946E-S · Arm966E- ...
[6]
About the ARM926EJ-S processor - Arm Developer
The ARM926EJ-S processor is targeted at multi-tasking applications where full memory management, high performance, low die size, and low power are all important ...
[7]
About the ARM946E-S processor - Arm Developer
The ARM946E-S is a synthesizable processor combining an ARM9E-S processor core with a configurable memory system.
[8]
ARM9TDMI Technical Reference Manual - Arm Developer
The ARM9TDMI is a member of the ARM family of general-purpose microprocessors. The ARM9TDMI is targeted at embedded control applications.
[9]
ARM920T Technical Reference Manual - Arm Developer
The ARM9TDMI family of microprocessors supports both the 32-bit ARM and 16-bit Thumb instruction sets, allowing you to trade off between high performance ...
[10]
The ARM9 family-high performance microprocessors for embedded applications
**Summary of ARM9 Family from IEEE Document (727055):**
[11]
ARM9TDMI Technical Reference Manual
### Summary of ARM9TDMI Introduction and Architecture
[12]
ARM9 Architecture - The CPU Shack
The ARM9TDMI core is a small, high performance, power-efficient 32-bit RISC processor. The core features a five-stage pipeline, Harvard buses, Thumb extension ...
[13]
A Brief History of Arm: Part 2
May 6, 2015 · However steady growth and the ARM9 became the new ARM7, which became the ARM9E and then the ARM10. The ARM10 and ARM11 technology really ...
[14]
[PDF] ARM9 Doubles ARM Performance in '98 - CECS
Dec 8, 1997 · The new core will bridge the gap between today's ARM7 and StrongArm processors when it enters production in the middle of 1998. ARM expects ARM9 ...
[15]
ARM Expands ARM9 Family to Handheld Devices, NCs, Smart ...
The ARM910T and ARM920T are available now for licensing, for delivery in the second half of 1998. ARM9TDMI and ARM940T are also available for licensing. Silicon ...
[16]
arm holdings/microarchitectures/arm9/pr1 - WikiChip
Dec 29, 2018 · October 16, 1997 · ARM announces new higher performance, low power ARM9 processor architecture.
[17]
ARM9TDMI Technical Reference Manual - Arm Developer
The ARM9TDMI is code compatible with the ARM7TDMI, with two exceptions: The ARM9TDMI implements the Base Restored Data Abort model, which significantly ...Missing: announcement 1998
[18]
Samsung to build ARM9 system on chip - The Register
Feb 23, 1999 · Samsung Semiconductor is to develop system-on-chip products using the ARM9TDMI and ARM920T cores. The chips will combine ARM core, ...
[19]
How ARM Became The World's Default Chip Architecture (with ARM ...
Dec 2, 2024 · ARM is an incredibly unlikely story. They were founded in Cambridge, England in 1990 to design a new chip architecture just for low-power devices.Missing: ARM9 | Show results with:ARM9
[20]
Fujitsu Licenses ARM Cores for Internet and Portable Multimedia ...
Nov 19, 2001 · The ARM926EJ-S core contains ARM(R) JazelleTM technology that will address market requirements for a combination of accelerated JavaTM ...
[21]
ARM9TDMI Technical Reference Manual - Arm Developer
This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.
[22]
ARM926EJ-S Technical Reference Manual r0p5 - Arm Developer
This is the Technical Reference Manual for the ARM926EJ-S processor.
[23]
ARM9TDMI Technical Reference Manual
### Summary of ARM9TDMI Pipeline Structure, Stages, Branch Handling, Performance Metrics, Clock Frequencies, Caches, and Bottlenecks
[24]
Atmel's 400 MHz ARM9-based Embedded Microprocessor ...
May 15, 2008 · Atmel's 400 MHz ARM9 ... CPU clock cycles. The external bus interface (EBI) is clocked at 133 MHz for high-speed transfers to off-chip memories.
[25]
https://documentation-service.arm.com/static/5f27b0bf3951795e690a6cea
[26]
PIC vs AVR vs ARM| page 6 - EmbeddedRelated.com
Oct 2, 2006 · Dhrystone numbers are available everywhere, including from Luminary: ARM7: ARM 0.9, Thumb 0.7 DMIPS/MHz ARM9: ARM 1.1, Thumb 0.9 DMIPS/MHz ...
[27]
The meanings of 'TDMI-S', 'JZF-S' and 'T2F-S' - Arm Developer
Processor designs newer than the ARM9TDMI generally provide basic or upgraded versions of all the features represented by this suffix, but the suffix itself ...
[28]
ARM940T Technical Reference Manual - Arm Developer
... ARM940T ARM940T Technical Reference Manual. Next section. ARM940T Technical Reference Manual. (Rev 2). Copyright 1999, 2000 ARM Limited. All rights reserved ...
[29]
ARM9EJ-S Technical Reference Manual r1p2 - Arm Developer
ARM9EJ-S architecture with Jazelle technology. The ARM9EJ-S processor has three instruction sets: the 32-bit ARM instruction set used in ARM state. the 16-bit ...Missing: DBE | Show results with:DBE
[30]
ARM966E-S Technical Reference Manual r2p1
### Summary of ARM966E-S Features
[31]
About the ARM968E-S processor - Arm Developer
The ARM968E-S processor is targeted at a wide range of embedded applications that require high performance, low system cost, small die size, and low power.Missing: variant | Show results with:variant
[32]
https://developer.arm.com/documentation/ddi0311/latest/introduction/about-the-arm968e-s-processor
[33]
Cortex-R4 -- A comparison with the ARM9E processor family
May 29, 2006 · ... branch penalty (time taken to refill the pipeline following a branch). ... Assuming a 2:1 core to AMBA AHB clock ratio this will take 118 cycles, ...
[34]
How ARM Makes Money - The ARM Diaries, Part 1 - AnandTech
Jun 28, 2013 · ARM's revenue comes entirely from IP licensing. It's up to ARM's licensees/partners/customers to actually build and sell the chip.Missing: ARM9 | Show results with:ARM9
[35]
The IP licensing business model. A love story. - AnySilicon
Architectural license: the semiconductor vendor receives the rights to design their own hardware implementation based on a set of specifications. Typically, an ...Missing: ARM9 | Show results with:ARM9
[36]
The Official History of Arm
Aug 16, 2023 · Arm was officially founded as a company in November 1990 as Advanced RISC Machines Ltd, which was a joint venture between Acorn Computers, Apple Computer.
[37]
What is the difference between ARM architecture licensing and IP ...
Architecture-level licensing means that the ARM architecture can be significantly modified, and even the ARM instruction set can be expanded or reduced. Apple ...
[38]
SILICON | What the new Arm v9 architecture means for China
Apr 8, 2021 · An architectural license does not mean the licensee is licensing a specific core. They receive a set of specs for Arm's cores and a testing ...
[39]
[PDF] ARM7, ARM9 Cores to Include Cache: 4/20/98 - CECS
Apr 20, 1998 · The MMU-less 740T weighs in at 9.8 mm2, a reduction of almost 2 mm2. Unlike ARM7, the ARM9 core follows a Harvard (dual- bus) architecture ...
[40]
A Brief History of ARM Holdings - SemiWiki
Jun 14, 2019 · It was on 26th April 1985 (at 3pm to be precise) that the very first ARM silicon sprang in to life – it was a 25K transistor design ...
[41]
License Agreement MDK v5.27 and above - Arm Developer
2.5 REVERSE ENGINEERING: Your use of the Arm Tools shall specifically exclude the reverse engineering, decompiling, disassembly, translation, adaptation, ...
[42]
ARM architecture version and corresponding kernel name - EEWorld
Jul 25, 2016 · Explain that it corresponds to the ARM V7 architecture. (6) ARM 9 microprocessor series. The architecture is ARM V5TE. The ARM9 series is ...
[43]
[PDF] ARM926EJ-S Technical Reference Manual - Microchip Technology
Jan 26, 2004 · This is a technical reference manual for the ARM926EJ-S processor, covering the processor, programmer's model, memory management, caches, and ...
[44]
AMBA AHB interface - Arm Developer
With the addition of a synthesizable wrapper, the ARM920T implements a full AHB interface, either as an AHB bus master, or as a slave for production test. This ...
[45]
DECODING ARM - FuzzyWare
Oct 3, 2017 · ARM9 family includes – ARM926EJ-S, ARM946E-S, & ARM968E-S processors. ... secure and non-secure region. Hardware segregation ensure that no ...
[46]
[PDF] The ARM Processor Architecture
ARM cores use a 32-bit, Load-Store RISC architecture. That meanins that the core cannot directly manipulate the memory. All data manipulation must be done by ...
[47]
An aggressive power optimization of the ARM9-based core using ...
A common low power technique is reducing the supply voltage during periods of low utilization. ... power-aware computing is dynamic voltage scaling (DVS).
[48]
RealView ARMulator Instruction Set Simulator - Arm Developer
RVISS simulates ARM processor instruction sets, architecture, memory, and peripherals, enabling development without target hardware.Missing: ARM9 | Show results with:ARM9
[49]
Verifying an ARM Core - EE Times
Feb 28, 2001 · The ARM9E-S core is a 32-bit RISC processor based on the ARM9TDMI core. It includes new signal processing extensions to the ARM instruction ...
[50]
[PDF] Arm Refocuses DSP Effort - CECS
Jun 21, 1999 · ARM9E is not expected to consume significantly more power than the ARM9, which dissipates about 1 mW/MHz at. 2.5-V in a 0.25-micron process.
[51]
[PDF] ARM946E-S Technical Reference Manual
May 15, 2003 · ARM9E-S Technical Reference Manual (ARM DDI 0165). •. ARM946E-S Configuration and Sign-off Guide (ARM DII 0171). •. AMBA Specification (ARM IHI ...
[52]
ARM9-based gateway reference design includes Linux - LinuxDevices
Aug 28, 2003 · Micrel claims its XceleRouter Technology and 166 MHz CPU provide near wire-speed (100Mbps) WAN to LAN routing performance. The company says the ...
[53]
i.MX255 Processors|Automotive Infotainment - NXP Semiconductors
The i.MX255 is an Arm9-based processor for automotive infotainment, supporting high-resolution displays, camera interface, and multiple connectivity options.
[54]
[PDF] Low-power, ARM9-based microcontroller
The NXP microcontroller LPC3180/01, a 32-bit microcontroller built around a 90-nm ARM9 core, is the industry's first to provide a vector floating-point co ...
[55]
[PDF] AT91SAM ARM-based Embedded MPU AT91SAM9R64 ...
Aug 29, 2018 · Description. The AT91SAM9R64/RL64 device is based on the integration of an ARM926EJ-S processor with a large fast SRAM and a wide range of ...
[56]
https://ww1.microchip.com/downloads/en/DeviceDoc/doc6289.pdf
[57]
Arm926EJ-S with 256 KB SRAM USB High-Speed OTG SD/MMC ...
32-bit ARM9 microcontroller features 256KB SRAM, USB OTG, SDMMC interface, NAND flash controller and LCD support for embedded applications.
[58]
Keil MDK v4 Legacy support for Cortex-M and Arm7, Arm9, Cortex-R
May 16, 2025 · The Legacy Pack support for "Cortex-M" and "Arm7, Arm9, Arm Cortex-R4" depends on your licensing solution and the Keil MDK edition in use.
[59]
[PDF] ARM946E-S (Rev1) System-on-Chip DSP enhanced processor ...
The ARM946E-S™ is a synthesizable macrocell combining an ARM9E-S™ processor core with instruction and data caches, tightly-coupled instruction and data SRAM.Missing: DMIPS/ | Show results with:DMIPS/
[60]
Show report - ARM hands DSP extensions to ARM9 processor core
May 5, 1999 · ARM has chosen to add DSPextensions to its ARM9 processor core. It is aiming the enhanced processor at hard disk drive chips, audio and speech coders.<|control11|><|separator|>
[61]
[PDF] Watermarking of Raw Digital Images in Camera Firmware
Jan 15, 2009 · ▻ Target ARM9 CPU core with custom hardware, VxWorks operating ... ▻ Implemented on Canon IXUS 70 (7.1 MP) and Canon. Powershot A720 (8 MP).
[62]
Freescale's ARM9-based i.MX Applications Processor Selected for ...
The i.MX21 multimedia applications processor is a member of the widely used i.MX family and is ideal for computationally-intensive applications such as video ...
[63]
S3C24XX ARM Linux Overview — The Linux Kernel documentation
The Samsung S3C24XX range of ARM9 System-on-Chip CPUs are supported by the 's3c2410' architecture of ARM Linux. Currently the S3C2410, S3C2412, S3C2413, ...Missing: PXA255 Freescale MX1
[64]
X-board: Mini-COM with Ultra-Low-Power XScale PXA255 Processor
The integrated Intel® PXA255 processor originates from the new, ultra-low-power PDA (Personal Digital Assistant) world and it is now available for the first ...Missing: ARM9 | Show results with:ARM9
[65]
[PDF] MC9328MXL i.MX Integrated Portable Systems Processor
MC9328MXL is the second generation of i.MX series, equipped with optimized feature sets, to target for the low-cost solution in the portable handheld market.
[66]
Terrestrial GPS Satellite Navigators by AvMap
Geosat navigators are extremely fast in the route re-calculation, thanks to the Arm9 200 Mhz processor and to an advanced technology of data compression ...
[67]
Compact and robust RFID-/Barcode Scanner ID ECCO+
ARM9, 400 MHz. Memory. 128 MB RAM, 1 GB Flash (500 MB internal / 500 MB external). Proof of data. Non volatile memory. Date / Time. Realtime clock. Load more.
[68]
What is your experience with ARM Jazelle? - Stack Overflow
Apr 1, 2009 · In particular, the closed source JVM can make use of Jazelle (java acceleration for newer ARMs). Do you have any experice with this technology?Missing: feature shipments 2002-2008
[69]
The Relentless Evolution of the Arm Architecture
Apr 24, 2025 · In 1987, Acorn Computers launched the Archimedes series, the first personal computers to be built on the Arm architecture. These machines ...
[70]
ARM Sets Performance Standard With Two New ARM11 Cores
At the heart of the new high-performance cores is an eight-stage pipeline, with two-cycle cache access, to enable high frequency implementation. Both cores ...Missing: Thumb- | Show results with:Thumb-
[71]
Architecture history and extensions - Arm Developer
The ARM architecture changed relatively little between the first test silicon in the mid-1980s through to the first ARM6 and ARM7 devices of the early 1990s ...Missing: timeline | Show results with:timeline
[72]
Binary compatibility between Cortex A* and ARM 9/11 - TI E2E
Jun 4, 2009 · In particular, I'm wondering if this CortexA8 is binary-compatible with code that is compiled for either Xscale/ARM9/ARM11. over 16 years ago.Missing: shift 2010
[73]
Why are ARM9 and ARM11 processors still used when the Cortex ...
Oct 4, 2013 · The ARM Cortex-A5 is more powerful and more efficient, is capable of running modern ARMv7 applications, and is intended to replace ARM9 and ARM11 for these ...Missing: smartphones multicore
[74]
[PDF] The Benefits of Multiple CPU Cores in Mobile Devices | NVIDIA
Dec 1, 2010 · By using multiple cores the CPUs of today can complete more work faster, and at lower power, than their single core predecessors. Mobile ...
[75]
[PDF] ARM Cortex-A9 performance in HPC applications
ARM gaining market share in embedded systems and SoCs. •. Current processors include the ARM9 series, the Cortex-A8, and ... ~15 Billion ARM chips shipped to date.
[76]
How Arm Came to Dominate the Mobile Market - TechSpot
Dec 24, 2020 · Arm went all-in on the RISC architecture and it has paid off handsomely. Back in 2010, they had a 95% market share on mobile phone processors.
[77]
ARM sales, profits rise as partners gain market share - EE Times
ARM7, ARM9 and ARM11 were still responsible for 44, 24 and 9 percent respectively in terms of unit shipments. Cortex-A, R and M were responsible for 6, 2 ...
[78]
Retrofitting Legacy Bootloaders with wolfBoot: a Modern Secure ...
Jul 1, 2025 · Consider an automotive ECU built on an older PowerPC or ARM9 processor – it might be running a manufacturer-specific bootloader from decades ago ...
[79]
NXP i.MX6ULL Processor Overview - LinkedIn
Sep 11, 2025 · Mid-to-low complexity control systems; A solid upgrade path from legacy ARM9/ARM11 platforms. IIoT & ARMxy & Smart Factory ...
[80]
ARM9TDMI integer pipeline stages - Arm Developer
The integer pipeline consists of five stages to maximize instruction throughput in the ARM9TDMI core: Fetch. Decode and register read. Execute shift and ALU ...
[81]
Ec8791 arm 9 processor | PPTX - Slideshare
The document discusses the features and architecture of the ARM9 processor. It describes the ARM9 as having a 5-stage pipeline, 32 registers, and support for ...<|control11|><|separator|>
[82]
[PDF] Lesson-3: ARM
Raj Kamal, Publs.: McGraw-Hill Education. 6. ARM7, ARM9 and ARM 11 microprocessors. ○ ARM processor has an RISC core for processing. ○ Combination of RISC and ...
[83]
ARM Holdings Plc Reports Results For The Fourth Quarter And Full ...
Feb 10, 2016 · * Includes ARM7, ARM9, ARM10 and ARM11. Increasing the royalty revenue opportunity per chip. During the quarter, 16 companies reported that ...
[84]
[PDF] Earnings Results for the 3-month Period Ended June 30, 2016
(ARM7, ARM9, ARM11). ARM Powered SoCs Shipped. (Source) Created by SoftBank Group Corp. based on ARM Holdings' disclosure materials. Page 66. Product Lineup.
[85]
[PDF] return oriented programming for the ARM architecture - Zynamics
Dec 22, 2009 · The Jazelle extension is an implementation of a Java byte-code machine and allows the processor to execute Java byte-code natively in hardware.