Fact-checked by Grok 2 weeks ago

BiSS interface

The BiSS (Bidirectional Serial Synchronous) interface is an open-standard digital serial protocol designed for fast, safe, and isochronous transmission of between controllers, sensors, and actuators, particularly in high-performance motor systems. Introduced in 2002 by iC-Haus as an open-source solution compatible with the industrial-standard SSI protocol, it enables real-time bidirectional communication over two unidirectional lines (clock and ) at speeds up to 10 MHz, supporting applications requiring precise position and . BiSS operates in two primary modes to accommodate different communication needs: the single-cycle BiSS mode, which facilitates point-to-point or daisy-chained sensor interactions for on-demand data requests, and the continuous BiSS-C mode, which provides a cyclic stream of position data alongside interleaved control commands for seamless master-slave exchanges. Both modes incorporate features like line delay compensation to handle cable lengths up to 100 meters, CRC-based error detection for , and short cycle times under 10 µs to ensure low in dynamic systems. Key extensions enhance BiSS's versatility, including BiSS Safety, which achieves certification up to SIL3 (per IEC 61508:2010) through redundant position words, distinct CRC polynomials, and a sign-of-life counter for safety-critical applications such as industrial automation. Additionally, BiSS Line introduces one-cable technology using RS485 half-duplex transmission, combining power and data over two wires with forward error correction capable of repairing up to four corrupted bytes, ideal for compact, robust installations. These attributes make BiSS a preferred choice for absolute encoders, condition monitoring, and closed-loop motor control in sectors like robotics and machine tools. The protocol's plug-and-play capability, via electronic datasheets (EDS) for slave configuration, further simplifies integration without proprietary hardware dependencies.

Introduction

Definition and Purpose

The BiSS interface, an acronym for Bidirectional Serial Synchronous, is an open-source digital protocol that enables bidirectional, serial synchronous communication for and secure data exchange between controllers, sensors, and actuators in industrial systems. Primarily utilized in motor feedback applications, it supports isochronous process data transmission, allowing for precise, time-synchronized interactions essential for motion control and position feedback scenarios. The primary purpose of BiSS is to facilitate efficient, uninterrupted data flows in dynamic environments, succeeding older unidirectional protocols like SSI by introducing bidirectional capabilities while ensuring hardware compatibility and enhanced functionality for modern needs. This evolution addresses limitations in legacy systems by enabling both process data streaming and register access without disrupting ongoing transmissions, thereby improving system responsiveness and integration in complex setups. At its core, the BiSS architecture relies on a simple yet effective setup using RS-422-compatible lines: a master clock line (MA) for synchronization and a slave data output line (SL) for unidirectional point-to-point communication, with an optional slave data input line added for full bidirectional or multi-slave bus configurations. Introduced by in 2002 and now stewarded by the as a , it promotes broad accessibility without licensing fees. Key benefits include inherent digital robustness against , minimal latency for high-speed cyclic operations, and cost-effective adoption across diverse sensor-actuator networks.

Historical Development

The BiSS (Bidirectional Serial Synchronous) interface was introduced in 2002 by iC-Haus GmbH as an open-source protocol aimed at addressing the limitations of the (SSI), particularly its unidirectional nature, to enable faster bidirectional communication in sensor-actuator systems for . Developed initially to support exchange in industrial environments, BiSS built upon SSI's established framework by retaining the physical layer for reliable differential signaling over longer distances and in noisy conditions, while introducing enhancements for synchronous, serial data transmission suitable for high-precision applications. This evolution positioned BiSS as a direct successor to SSI, offering improved flexibility without requiring major hardware overhauls in existing systems. Early implementations included the BiSS B variant, but it faced challenges in compatibility with motor feedback systems due to its protocol structure, leading to a market shift toward BiSS C, which was formalized in 2007 and provided better support for bidirectional operations and configurability essential for dynamic motor control. BiSS C's design addressed these gaps by incorporating features like configurable frame structures and error-checking mechanisms, making it the dominant standard for applications requiring robust sensor integration in drives and automation. This preference accelerated adoption, as BiSS C aligned more closely with the needs of industrial motion systems beyond simple position sensing. In , iC-Haus released associated patents, including dropping legal cases related to BiSS B (such as EP 0790489B1), which facilitated royalty-free implementation and broadened the protocol's accessibility as an . To sustain ongoing development, certification, and promotion, the BiSS User Group formalized into the independent BiSS Association e.V. in , fostering collaboration among manufacturers and users while advancing protocol extensions and interoperability testing. The association continues to drive evolution through initiatives like participation in industry events, including the 2025 exhibition in , where it showcases updates and certified products.

Protocol Fundamentals

Operating Modes

The BiSS interface supports two principal operating modes: the standard BiSS mode, which provides unidirectional data transmission similar to the SSI protocol, and the enhanced BiSS C mode for continuous bidirectional communication. In standard BiSS mode, the master initiates transmission by generating clock pulses on the clock line (), prompting the slave device to respond with on the slave output line (). This setup ensures synchronous, isochronous transfer of information, with the slave latching position at the rising edge of the first clock pulse. Within standard BiSS mode, devices operate in either sensor mode or register mode. Sensor mode focuses on the cyclic transmission of process , such as absolute position values, enabling high-speed, repetitive readout without reconfiguration. Register mode, in contrast, allows the to access the slave's registers for parameterization, , or diagnostic purposes, supporting up to 128 bytes of direct addressable or more via banking mechanisms. Transitioning between these sub-modes occurs seamlessly via -issued commands, such as broadcast instructions that temporarily reduce or deactivate channels to prioritize control operations. The fundamental frame structure in BiSS modes accommodates up to 64 bits of cyclic process data per slave, framed by start bits (STR for ) and optional command bits (CDM/CDS) for integration, followed by a timeout where the SL line remains high to indicate no . Command fields within the , encoded as 2-bit values (e.g., "" for short frames emphasizing ), dictate mode behavior, data channel activation, and error handling, while cyclic redundancy check () bits ensure . This structure supports clock frequencies up to 10 MHz, with adaptive timeouts to compensate for line delays and slave processing. BiSS C mode extends the protocol with continuous bidirectional capability, allowing uninterrupted cyclic sensor data output alongside concurrent master-to-slave control inputs via dedicated data input lines (SLI) in bus configurations. This mode eliminates pauses between read and write operations, supporting real-time control and feedback in dynamic systems, and has become the preferred variant over the earlier BiSS B mode due to its enhanced efficiency in multi-device environments. Multi-slave support in both modes enables scalable topologies, including daisy-chain arrangements in point-to-point links—where up to eight slaves are serially connected, addressed via unique 3-bit IDs assigned during initialization, and data is shifted collectively like a —and parallel bus configurations where slaves are connected to shared lines and individually addressed via commands for synchronized operation. These setups facilitate redundant data paths and simultaneous synchronization across multiple encoders or actuators.

Data Transmission Mechanism

The BiSS interface employs a synchronous transmission mechanism where the master device generates a on the MA line to synchronize exchange with the slave device. The clock frequency can reach up to 10 MHz, depending on the and cable length. The slave samples the incoming on the rising edge of the clock and responds by generating its output on the falling edge, ensuring precise timing for reliable communication. Data flow in BiSS is bidirectional, utilizing separate lines for master-to-slave control signals and slave-to-master data responses in full-duplex configurations, such as with three wires: clock (MA), slave data out (SLO), and slave data in (SLI). In half-duplex variants like , a single pair of lines handles both directions by alternating transmission. This setup supports efficient exchange in point-to-point or multi-slave topologies. The protocol operates in an isochronous manner, featuring fixed cycle times that provide predictability for data transmission, with minimum cycle times as low as approximately 30 µs, depending on , , data length, and number of slaves. Line delay compensation mechanisms adjust for up to 40 µs, particularly in multi-slave setups, to maintain across the bus. BiSS follows a command-response where the master initiates communication by sending commands, such as reading position (e.g., via a process request), embedded in the . The slave processes the command during a busy period and replies with a corresponding containing the requested information, structured with header bits, , and checks. This occurs within the defined isochronous cycles, briefly referencing operational modes like readout or without interrupting the flow. Supported physical layers include for robust, long-distance transmission, achieving up to 10 MHz clock rates over cables as short as 10 m, and extending to 1 km at reduced frequencies like 100 kHz. LVDS enables high-speed operation at up to 100 Mbit/s for shorter, noise-sensitive links. Additionally, BiSS Line provides a one-cable solution using RS-485 half-duplex, integrating power delivery over the same two wires as data transmission for simplified wiring in compact systems.

Key Features

Security and Reliability Measures

The BiSS interface incorporates several mechanisms to ensure during transmission, primarily through techniques integrated into its serial protocol frames. (CRC) is a core feature, employing of up to 16 bits for process data and 4 to 6 bits for control data, enabling the detection of transmission s across data frames. In standard BiSS C mode, the position data CRC uses the x^6 + x + 1 (hex 0x43), while control data employs x^4 + x + 1 (hex 0x13), with CRC bits inverted during transmission and validated on the slave side to flag discrepancies. This allows slaves to append (nE) and (nW) bits immediately after position data, providing immediate feedback on detected issues before the full CRC verification. Forward Error Correction (FEC) enhances reliability in variants like BiSS Line, where Reed-Solomon (RS) coding with an RS(255,247) scheme permits the repair of up to 4 corrupted bytes (symbols) per frame, using 8 dedicated parity bytes for this purpose. This capability is particularly useful in noisy environments or longer cable runs, as it not only detects but actively corrects errors without retransmission, maintaining real-time performance. In contrast, core BiSS C relies on CRC for detection rather than correction, prompting protocol-level retries if errors exceed thresholds. Parity bits are integrated in certain frame elements for supplementary basic error checking, such as in BiSS Line's request-delay (REQDLY) symbols, where a BCH(15,7) code adds 8 parity bits to correct up to 2 bit errors in critical timing and control fields. These bits support odd/even parity validation at the bit level, complementing higher-level CRC without replacing it. To prevent system hangs or unsafe states, BiSS includes watchdog and timeout functions that monitor master clock activity. Slaves implement adaptive or static timeouts—typically 12.5 to 40 µs static or 1.5 times the master clock period (adaptive)—to terminate frames if the master clock is absent or delayed, triggering error states and halting data output. This ensures fault-tolerant operation by isolating faulty transmissions promptly. Robustness against is achieved through differential signaling standards like or LVDS, which transmit data over twisted-pair wires to cancel common-mode noise, supporting reliable operation over cables up to 10 meters at high speeds. In bus topologies, variants further extend this immunity in half-duplex modes, minimizing bit errors in industrial settings.

Compatibility and Performance Specifications

The BiSS interface supports data transmission rates of up to 10 MHz using drivers for short lengths (e.g., up to 10 m), while at longer distances up to 1 km, rates are reduced to approximately 100 kHz or less depending on quality and , with low-jitter characteristics ensuring precise timing for applications. With LVDS drivers, rates can reach up to 100 Mbit/s, enabling high-speed performance in shorter runs. These specifications allow for reliable operation in demanding industrial s, such as systems. In terms of scalability, BiSS accommodates multi-drop configurations with up to 8 slaves through daisy-chaining and unique ID addressing (using 3-bit IDs), facilitating efficient network topologies without requiring additional wiring. This design supports bus-based connections where slaves are addressed individually, enhancing system flexibility for applications involving multiple sensors or actuators. BiSS maintains hardware and basic protocol compatibility with the legacy SSI (Synchronous Serial Interface) standard, enabling drop-in replacement of SSI encoders in existing systems with minimal modifications, typically limited to software updates. This alignment preserves the point-to-point topology and signal levels of SSI while extending capabilities through bidirectional communication. The interface delivers sub-microsecond response times for , with times as low as below 10 µs due to adaptive timeout mechanisms that adjust based on clock frequency. Each can transmit up to 64 bits of , supporting high-resolution essential for positioning. Extensions such as fields allow of additional like diagnostics or configuration parameters within the standard frame, while Electronic Data Sheets (EDS) stored in slave memory enable plug-and-play device identification and setup, including manufacturer details and operational limits. These features promote seamless and customization in diverse hardware ecosystems.

Variants and Safety Enhancements

BiSS C Mode Characteristics

BiSS C mode facilitates continuous bidirectional streaming, enabling the transmission of sensor data from slaves to the master without interruptions or request-response gaps, while simultaneously allowing control commands to be sent to actuators during the readout process. This full-duplex operation ensures isochronous real-time data exchange, making it ideal for applications requiring uninterrupted cyclic position data acquisition. The mode incorporates profile standardization tailored for position sensors, which defines structured data formats including single-turn and multi-turn absolute position values, as well as diagnostic information such as error and warning flags. These profiles, such as BiSS Profile BP0 for encoders, ensure across devices by specifying data content, lengths, and transmission order within the frame, thereby simplifying integration in industrial systems. Enhanced data fields in every BiSS C frame include dedicated sections for control from the flags from the slave indicating operational , and user-defined parameters for applications, all integrated into the cyclic without additional overhead. This supports up to 64 bits of per frame, with optional for error detection, enhancing reliability in high-speed environments. Compared to standard BiSS modes, BiSS C offers reduced through its continuous cyclic , eliminating delays associated with requests, which is particularly advantageous for dynamic applications like . It provides superior suitability for closed-loop systems by enabling simultaneous and command issuance, achieving update rates up to 10 MHz clock speeds. Regarding , BiSS C incorporates basic safety features such as cyclic redundancy checks and frame synchronization, which form the foundation for Rheinland up to SIL3 when extended with the BiSS Safety Profile for compliance in safety-critical applications.

BiSS Safety Protocol

The BiSS Safety Protocol extends the BiSS interface for use in safety-critical applications, particularly in systems, by incorporating measures certified to 3 (SIL3) according to :2010 and Performance Level e (PL e) under ISO 13849-1:2015. This certification, issued by Rheinland, confirms the protocol's suitability for high-risk environments where failure could lead to significant hazards, ensuring systematic fault avoidance and control of dangerous failures with a probability of dangerous failure per hour not exceeding 10^{-7} to 10^{-8} for SIL3. The protocol adheres to IEC 61784-3:2021 for communication profiles in applications, including requirements for proof tests and built-in diagnostics to maintain safety integrity over the system's lifecycle. Key redundancy features in BiSS Safety include the use of dual position words—a Control Position Word (CPW) for standard operation and a Safety Position Word (SPW) generated by independent sensor channels—to provide diverse data paths that mitigate common-mode failures. Data integrity is further enhanced by diverse CRC polynomials: a 6-bit CRC (polynomial 0x43) for the CPW and a 16-bit CRC (polynomial 0x190D9) for the SPW, ensuring that errors in computation or transmission are detectable across channels. Additionally, a 6-bit sign-of-life counter increments with each frame in the SPW, allowing the receiver to identify missing, stalled, or mixed frames, thereby detecting failures such as sensor drift or communication disruptions. These mechanisms collectively achieve high diagnostic coverage for random hardware faults, as required for SIL3 compliance. Fault detection in the BiSS Safety Protocol employs the black channel principle, treating the transmission medium as potentially unreliable while relying on endpoint redundancies to verify data consistency without assuming channel safety. Upon detection of discrepancies—such as CRC mismatches, counter anomalies, or position word inconsistencies—the system triggers safe state transitions, such as halting motion or reverting to a predefined emergency stop, monitored through BiSS frame data checks and a dedicated BiSS monitor function. This approach ensures that no single point of failure compromises safety, with diagnostics covering both systematic and random errors as per IEC 61784-3 guidelines. Implementation of the BiSS Safety Protocol demands dual-channel hardware configurations, including two independent sensors for generating the CPW and SPW, along with redundant receivers to process and compare data streams. Software validation is essential, involving rigorous testing of safety functions, including periodic proof tests at defined intervals (typically annually for SIL3) and integration with safety-related programmable logic controllers (PLCs) to confirm overall system integrity. Compliance requires adherence to the BiSS Safety Implementation Manual, with product-specific evaluations to verify that the entire chain—from encoder to controller—meets levels.

Applications and Implementation

Primary Applications

The BiSS interface is predominantly employed in position sensing applications, where encoders provide high-resolution essential for precise in servo motors, , and computer (CNC) machines. In servo motors, BiSS enables transmission of data, supporting closed-loop for dynamic operations with resolutions up to 30 bits or more and synchronization accuracy within 1 across multiple axes. For and CNC systems, it facilitates high-speed, bidirectional communication in multi-axis setups, ensuring smooth velocity and positional stability during high-acceleration tasks, as seen in integrations with controllers from NUM and . In motor feedback systems, BiSS delivers simultaneous and data for closed-loop , allowing controller times under 10 microseconds while additional parameters like temperature without interrupting primary data flow. This capability enhances efficiency in industrial drives, with encoders from manufacturers like Hengstler providing up to 10 Mbit/s transfer rates over distances exceeding 100 meters. BiSS supports integration in lines through its bidirectional , enabling signals from controllers to actuators alongside for multi-axis and without data transfer interruptions. Hengstler's ACURO series, for instance, uses BiSS for motor in such setups, streamlining commissioning via XML-based device descriptions. Beyond core industrial uses, BiSS finds application in sectors requiring precise motion, including medical devices for controlled instrumentation and systems for reliable positioning, often via robust encoders like Renishaw's RESOLUTE series compatible with BiSS C. In manufacturing, it aids in high-precision handling through encoder feedback in stages.

Hardware and Software Considerations

Integrating the BiSS interface into systems requires careful selection of hardware components to ensure reliable signaling over various distances and speeds. Standard setups typically employ transceivers, which support full-duplex communication at data rates up to 10 Mbit/s using pairs for clock and data lines, making them suitable for point-to-point connections up to 10 meters. For high-speed applications over shorter distances, LVDS transceivers can be used to achieve rates up to 10 MHz while maintaining low power consumption and noise immunity. In one-cable solutions like BiSS Line, transceivers enable half-duplex operation over two or four wires, combining power and data transmission for simplified cabling in sensor-actuator networks. Microcontroller implementations often leverage peripherals interfaced with transceivers to emulate the BiSS , as seen in series devices where the clock drives the serial synchronous communication. Dedicated integrated circuits from iC-Haus, such as the iC-MB4 bridge, provide for handling, connecting via to microcontrollers and supporting both and slave roles with minimal external components. On the software side, stacks manage master-slave interactions, including calculation for —using 6-bit for position data and 4-bit for control—and logic for mode switching between unidirectional BiSS C and bidirectional operations. These stacks, often implemented in like TI's PRU-ICSS libraries, handle accesses and detection without interrupting real-time data flow. Design considerations emphasize and system scalability. Clock generation should be adjustable from 1 MHz to 10 MHz to accommodate cable lengths, with higher frequencies reserved for shorter runs to minimize . Termination resistors, typically 120 Ω at the receiver end, are essential to prevent reflections in lines, particularly in bus topologies supporting multi-slave addressing via unique slave IDs. For multi-slave setups, the bus configuration uses an additional master-to-slave data pair, allowing multiple devices with addressed communication to avoid collisions. The BiSS Association provides tools to streamline integration and diagnostics. Electronic Data Sheets (EDS) files detail device parameters, such as register maps and transmission formats, enabling automated in software. Diagnostic software, including protocol analyzers like those based on Saleae logic analyzers, facilitates by capturing and decoding BiSS frames for validation and timing analysis. These resources ensure compliance and ease debugging during development.

References

  1. [1]
    BiSS Interface - BiSS Interface
    ### Summary of BiSS Interface
  2. [2]
    [PDF] BiSS-C Interface Master Design Guide (Rev. A) - Texas Instruments
    The BiSS interface was introduced by iC-Haus GmbH as an open-source protocol in 2002. This hardware is compatible with the industrial-standard serial ...
  3. [3]
    BiSS – Bidirectional interface for Serial / Synchronous
    BiSS enables a digital, serial and secure communication between controller, sensor and actuator. The BiSS protocol is used on the lower sensor/actuator ...
  4. [4]
    Technology - BiSS Interface
    ### Summary of BiSS Interface Technology
  5. [5]
    BiSS Line
    BiSS Line uses a 8B10B coding to prevent charging of the transmission line. With the 8B10B coding, the fixed BiSS Line data transmission rate of 12.5 Mbit/s ...Missing: LVDS | Show results with:LVDS
  6. [6]
  7. [7]
    BiSS Encoders | What You Need to Know | Dynapar
    BiSS encoders offer a point-to-point or bus interface that sends absolute position data whenever the controller polls the encoder for real time control.
  8. [8]
    [PDF] BiSS Interface Concept
    BiSS is a digital, serial interface for fast, safe data transmission, used in motor feedback systems, with high-speed data and safety capabilities.
  9. [9]
    BiSS and SSI Interface | Zettlex - Celera Motion
    Upgrade your digital communications with efficient SSI encoder and BiSS interface technology. Learn how these advanced systems revolutionize data ...
  10. [10]
    BiSS Interface - iC-Haus China
    BiSS is an open source digital interface for sensors and actuators. The interface features high-speed bidirectional communication, and is implemented on simple ...Missing: definition | Show results with:definition
  11. [11]
    About Us - iC-Haus GmbH
    The BiSS Interface was introduced by iC-Haus as an Open-Source interface in 2002. The BiSS User Group was officially set up by formation of the BiSS Association ...
  12. [12]
    [PDF] BiSS Interface BiSS C Protocol Description - TI E2E
    BiSS (Bidirectional/Serial/Synchronous) is a digital, se- rial interface protocol for fast and safe isochronous process data transmission, particularly used ...
  13. [13]
  14. [14]
    [PDF] BiSS Interface BiSS C Protocol Description - TI E2E
    BiSS C Protocol Description. Rev D2, Page 13/32 clock line MAI. If the data output signal SLO is not sta- ble before the falling edge, the data shifting ...
  15. [15]
    [PDF] AN15: BiSS C MASTER OPERATION DETAILS
    ... cable length. Therefore the following table can be used that is applicable for encoders with common RS422 interface: Cable length. Clock frequency up to 10 m.
  16. [16]
    None
    ### Summary of BiSS C Data Transmission Mechanism
  17. [17]
    [PDF] Absolute motor feedback with Biss - Kübler Group
    Other general Biss advantages are the maximal user data rate, driver and performance-dependent transmission values of e.g. 10 MHz, 1 km, LVDS 100 Mbit/s, the ...
  18. [18]
  19. [19]
    [PDF] TIDM-1010 - BiSS-C Absolute Encoder, Master-Interface Reference ...
    The position data is followed by an error bit (nE) and a warning bit (nW). The encoder then sends the cyclic redundancy check (CRC) bits with the MSB first. The ...
  20. [20]
    [PDF] BiSS Interface BiSS LINE PROTOCOL DESCRIPTION
    The open source BiSS Interface protocol implements a real time interface for a digital, serial and secure com- munication between drive, sensor and actuator ...Missing: preference | Show results with:preference
  21. [21]
    [PDF] BiSS Interface Profile BP0
    The specification (see BiSS C Protocol Description) defines the framework for this data transmission but does not assign data lengths and content. The BiSS.
  22. [22]
    None
    ### Summary of Certification for BiSS Safety
  23. [23]
    None
    ### Summary of BiSS Safety Protocol
  24. [24]
    BiSS Interface for Absolute Encoders | Hengstler
    The bi-directional digital sensor interface BiSS ensures the communication between the position transmitter and the measuring device or drive control and ...Missing: definition | Show results with:definition<|control11|><|separator|>
  25. [25]
    Renishaw: BiSS® C compatible products
    ### Summary of BiSS C Applications in Renishaw Encoders
  26. [26]
    Optical Rotary Encoders - Celera Motion
    Free deliveryOptical rotary encoders provide high precision, accurate motion for robotics, CNC machining, and motor control, with non-contact operation.
  27. [27]
    [PDF] AN10: BiSS C MASTER IMPLEMENTATION GUIDELINES
    Typically, BiSS systems are based on the RS-422 standard which provides a full-du- plex communication with high data rates up to 10 Mbit/s using differential ...
  28. [28]
    BISS Interface Encoders - posital
    An Open Source digital interface which enables a digital, serial and secure communication between controller, sensor and actuator.
  29. [29]
    BiSS-C Implementation - STMicroelectronics Community
    From the BiSS-C standard it seems to me that BiSS-C can be implemented at STM32 level by mean of an SPI peripheral connected to an Rs422 transceiver.<|control11|><|separator|>
  30. [30]
    [PDF] C2000 BiSS-C Encoder Interface Software Guide - TI Developer Zone
    Key Features: • Provides a blueprint for how to integrate the library into a project. • Processing to perform basic error checks, update multi-turn and single- ...
  31. [31]
    Downloads - BiSS Interface
    BiSS Interface Concept (PDF). The BiSS Interface Concept note provides an introduction to the BiSS C protocol. · BiSS C Protocol Description: English (PDF)​.