Fact-checked by Grok 2 weeks ago

Centaur Technology

Centaur Technology, Inc. was a fabless company based in , that specialized in designing low-power, x86-compatible microprocessors for personal computers and embedded systems. Founded in , the company developed a series of processor architectures, including the , VIA C3, C7, , and Isaiah families, which were manufactured by partners like and integrated into products from major OEMs such as and . The company was established by a team led by Glenn Henry, a former IBM Fellow and Dell executive, along with Terry Parks, Darius Gaskins, and Al Sato, with initial funding and support from Integrated Device Technology (IDT). In 1997, Centaur released its first product, the WinChip, a cost-effective alternative to Intel's Pentium processors aimed at the low-end market. IDT sold Centaur to VIA Technologies in 1999 for $51 million, after which it became a key subsidiary focused on CPU core development for VIA's product lines. Under VIA ownership, continued innovating with designs emphasizing power efficiency and multimedia capabilities, such as the and cores in the C3 series (introduced in 2001) and the architecture in the processors (2008), which supported and . The company's later efforts included the (Centaur High-Performance Architecture) cores, which powered embedded and server applications until 2021. In November 2021, VIA Technologies agreed to transfer Centaur's x86 design team of about 50 engineers to for $125 million, while retaining the company's , licenses, and patents; this effectively ended independent operations. Over its 26-year history, Centaur shipped millions of processor units, contributing significantly to the x86 ecosystem as a niche player challenging and in efficiency-focused segments.

Company Background

Founding and Early Mission

Centaur Technology was established on April 1, 1995, in , as a startup focused on design. The company was founded by Glenn Henry, a former IBM Fellow and Senior Vice President at Computer Corporation, along with Terry Parks, Darius Gaskins, and Al Sato, all of whom brought extensive experience in processor architecture from their prior roles at and . Initially operating from the founders' homes with a compact team of around four core members that quickly expanded to about 20-30 engineers, Centaur emphasized a lean approach to innovation, prioritizing efficient design processes over large-scale operations. The founding team's initial mission was to prove that a small, agile group could create competitive x86-compatible microprocessors at significantly lower costs than industry leaders and , targeting the underserved low-end market, particularly in emerging regions outside the . This vision stemmed from Henry's observations at , where he identified a gap in affordable solutions for the vast majority of global PC users who could not afford high-end processors. By designing chips from the ground up without relying on licensed , aimed to deliver simplicity, low power consumption, and full compatibility with existing x86 software ecosystems, thereby enabling broader access to personal without prohibitive expenses. Early funding was secured through a with Integrated Technology (), an firm, which provided an initial investment of approximately $15 million and established as its to support fabrication and market entry. This limited-resource model allowed the company to focus on core engineering challenges, such as optimizing for cost efficiency and performance in resource-constrained environments, rather than expansive marketing or infrastructure. The emphasis on underserved markets and innovative, no-frills design laid the groundwork for 's subsequent developments in affordable x86 solutions.

Acquisition by VIA Technologies

In September 1999, VIA Technologies, a Taiwanese semiconductor company specializing in chipsets, acquired Centaur Technology from Integrated Device Technology (IDT) for $51 million in cash, along with intellectual property related to the WinChip microprocessor and x86 design expertise. This transaction, announced definitively on September 16, 1999, following initial reports in August, marked VIA's strategic entry into the CPU market by absorbing Centaur's Austin, Texas-based design team. Key personnel, including Centaur's founder and president Glenn Henry, were retained in leadership roles to ensure continuity in x86 development. The acquisition was driven by VIA's ambition to build in-house x86 processor capabilities, complementing its dominant position in motherboard chipsets and enabling a vertically integrated push against Intel's dominance in the low-end PC segment. For Centaur, previously struggling as an IDT subsidiary with limited manufacturing scale, the deal provided access to VIA's established fabrication partnerships, notably with Taiwan Semiconductor Manufacturing Company (TSMC), which facilitated production of future designs without the constraints of independent fab arrangements. IDT, seeking to exit the competitive x86 microprocessor business, viewed the sale as a way to refocus on communications and networking technologies. Post-acquisition, transitioned from an independent entity to VIA's dedicated x86 CPU design subsidiary, operating as a semi-autonomous unit while aligning with VIA's broader ecosystem. The Austin headquarters remained the core operational base, with minimal relocation of staff to preserve the team's expertise and culture. This integration shifted 's priorities toward developing processors optimized for VIA's platforms, emphasizing compatibility, power efficiency, and cost-effectiveness to target embedded and budget PC markets. Early efforts focused on refining existing x86 architectures to integrate seamlessly with VIA chipsets, laying the groundwork for a unified product strategy.

Historical Milestones

WinChip Development

In 1995, Centaur Technology was established as a wholly owned subsidiary of Integrated Device Technology (IDT), with IDT providing funding and taking responsibility for fabrication and marketing while Centaur focused exclusively on processor design. This collaboration enabled Centaur to develop its inaugural x86-compatible processor, the WinChip series, targeting low-cost personal computers compatible with the Socket 7 platform. The partnership leveraged IDT's manufacturing expertise in CMOS processes to produce a design optimized for efficiency rather than high performance, aiming to undercut competitors like Intel's Pentium and AMD's K6 in price while maintaining compatibility with standard PC software and operating systems. The original , designated as the , was introduced in late 1997 at clock speeds ranging from 180 MHz to 240 MHz, fabricated on a 0.35-micron process with a compact 88 mm² die size containing 5.4 million transistors. Its featured a RISC-inspired internal —consisting of five stages for operations—with an additional stage that decoded complex x86 instructions into simpler micro-operations for execution, enabling higher efficiency and lower power draw compared to contemporary superscalar designs. Key elements included integrated 32 KB instruction and data caches, an 80-bit (FPU) running in parallel with the integer unit, and full support for Intel's MMX multimedia extensions, though it lacked advanced features like 3DNow! or . Power consumption was notably low for the era, typically around 10-13 W under full load at 3.3-3.52 V, making it suitable for budget desktops and early mobile systems without requiring exotic cooling. In 1998, released the 2 (also known as C6+), an evolution built on a 0.25-micron process that shrank the die to 58 mm² while boosting transistor count to about 6 million. Clock speeds extended up to 266 MHz (with some models reaching 300 MHz in performance-rated variants), supported by enhancements such as superscalar MMX execution with dual units, branch prediction, and compatibility with Super7 motherboards running 100 MHz front-side buses. The design retained the RISC-like core and x86 translation layer for sustained efficiency, with power dissipation remaining competitive at 9-12 W in normal operation and dropping to under 4 W in low-power states like StopGrant. It also added support for AMD's 3DNow! extensions via dedicated units, broadening its appeal for graphics-intensive applications, while the integrated FPU saw minor accuracy tweaks for better compatibility. The series achieved modest market success, with shipping approximately 1 million units cumulatively through 1999, primarily to OEMs and distributors for sub-$1,000 where its $30-50 pricing provided a cost edge over pricier rivals. Reviewers praised its and value for basic office tasks, noting strong single-threaded performance in some benchmarks due to the efficient and large on-die caches, but criticized limitations in and floating-point workloads stemming from its in-order execution and absence of deeper features. 's inconsistent marketing and distribution—focusing more on its core business—hindered broader adoption, contributing to the line's discontinuation in mid-1999 when exited the x86 market and sold to .

Expansion Under VIA

Following its acquisition by in 1999, Technology's Austin, Texas-based engineering team became the core of VIA's x86 R&D efforts, supported by the parent company's resources in to enhance and manufacturing capabilities. This integration allowed to scale its operations, growing from a modest group to a robust team of over 100 engineers by the mid-2000s, focused on innovative low-power architectures. Under VIA, shifted its emphasis from general desktop processors to low-power embedded and mobile applications, targeting markets like thin clients and set-top boxes where and compact design were paramount. This pivot maintained full x86 to ensure seamless support for software, enabling deployment in resource-constrained environments without trade-offs. Key milestones included the launch of VIA's first branded CPU, the series, which marked Centaur's initial product under the new ownership. Subsequent releases built on this foundation: the 2005 C7 processor, optimized for ultra-low power consumption and fabricated on TSMC's 90nm silicon-on-insulator process; and the 2008 Nano introduction, leveraging TSMC's 65nm node for improved performance in embedded systems. These advancements stemmed from strategic partnerships with TSMC to access cutting-edge fabrication technologies. Centaur's expansion faced significant challenges, including fierce competition from dominant players and , who held substantial market share and resources in both desktop and emerging low-power segments. Additionally, VIA's joint ventures in encountered regulatory hurdles related to U.S. export controls on technology, complicating technology transfers and collaborations during the early .

Sale to Intel

In November 2021, VIA Technologies entered into an agreement with Corporation, under which paid $125 million to recruit the x86 design team from Centaur Technology, VIA's wholly-owned , along with certain assets. The transaction involved the transfer of about 50 engineers based in , who specialized in x86 processor development, but did not include the sale of Centaur as a company; VIA retained ownership of the 's licenses and patents unrelated to the transferred assets. The motivations for the deal stemmed from strategic shifts at both companies. For VIA, the sale aligned with its pivot away from x86 CPU design toward systems and ARM-based architectures, allowing it to streamline operations and focus on core competencies in system-on-chip solutions for industrial and applications. , facing intensifying competition from and ARM-based processors in data centers and client markets, sought to augment its x86 expertise by acquiring seasoned talent experienced in efficient, low-power designs, including the transfer of Centaur's CNS for potential use in future hybrid architectures. The acquisition marked the dissolution of as an active VIA subsidiary, with its Austin facilities later shuttered and auctioned off by December 2021. The recruited team was integrated into Intel's processor design groups, contributing to ongoing x86 development efforts, though no specific Centaur-derived products have been publicly released since the deal. This transaction formed part of Intel's broader 2021-2022 talent acquisition strategy, which included thousands of hires to reinforce its position in amid industry challenges.

Processor Portfolio

VIA C3 Series

The VIA C3 series, introduced in 2001, represented Centaur Technology's initial x86 processor family developed under ' ownership, targeting low-cost computing solutions with an emphasis on power efficiency. These processors evolved through several variants, each refining fabrication processes and clock speeds while maintaining a compact design suitable for and entry-level applications. The series spanned from the core to the core, culminating in 2004, and was fabricated exclusively by . The inaugural Samuel core (C5A), launched in 2001, utilized a and operated at clock speeds ranging from 533 MHz to 800 MHz, with a maximum of approximately 1 GHz in select models. This was followed by the Samuel 2 core (C5B) in 2002, which shrank to a 150 nm process, enabling higher frequencies up to 1.2 GHz while reducing power draw through architectural optimizations. The Ezra core (C5C) arrived in 2003 on a , supporting speeds from 800 MHz to 1.43 GHz and introducing minor enhancements for better thermal performance. The final Nehemiah core (C5XL/C5P), released in 2004, also on 130 nm, pushed clocks to a maximum of 2 GHz and added (SSE) for improved multimedia handling, marking a key upgrade in instruction set compatibility. Architecturally, the VIA C3 series employed an in-order execution model with a 12-stage integer pipeline, prioritizing simplicity and low latency over aggressive to achieve high at modest clock rates. Cache configuration was consistent across variants, featuring 64 of instruction cache and 64 of data cache in L1, paired with a 64 unified L2 cache operating at full core speed. The integrated x87 (FPU) ran at half core speed in early Samuel and Samuel 2 cores, limiting its throughput for compute-intensive tasks, while SIMD capabilities were restricted to MMX and AMD 3DNow! extensions until Nehemiah's SSE addition. Power consumption emphasized , with typical thermal design power (TDP) ratings of 5-11 W in normal operation for desktop variants, dropping to under 1 W in sleep modes, though actual figures varied by core and speed (e.g., 8.5 W TDP for an 800 MHz Ezra). All VIA C3 processors were manufactured by , with die sizes progressively shrinking from around 80 mm² in the Samuel core to 52 mm² (or 47 mm² in later steppings) for and , contributing to cost-effectiveness and lower heat output. These compact dies, combined with the 0.13-0.18 μm processes, enabled in many deployments. The VIA C3 series found primary use in budget desktop PCs, thin clients, and embedded appliances, where its low power profile—often under 10 W in typical loads—allowed for fanless designs and extended battery life in portable systems. highlighted its strengths in power efficiency, making it viable for cost-sensitive markets, but critics noted significant lags in and performance compared to contemporaries like the ; for instance, an 800 MHz C3 delivered roughly equivalent throughput to a 500 MHz due to the simpler pipeline and half-speed FPU. Despite these shortcomings, the series' focus on affordability and sustained its niche appeal through 2004.

VIA C7

The processor, introduced in May 2005, represented Centaur Technology's next-generation x86 design following the series, emphasizing low power consumption and integrated security features for embedded applications. Built on the core using IBM's 90 nm silicon-on-insulator (SOI) process, it delivered clock speeds ranging from 1.0 GHz to 2.0 GHz with a (TDP) of 3 W to 25 W, depending on the model and configuration. The processor featured a compact die size of 30 mm² and supported () for multi-processor setups, though it remained a single-core design. Key architectural enhancements included a 64 KiB and 64 KiB data (both 4-way set associative with 64-byte lines) for L1, paired with a unified 128 KiB L2 (32-way set associative, exclusive to L1). The C7 incorporated a 16-stage with improved via a 1K-entry (BTAC), enabling more efficient handling of conditional jumps compared to prior designs. It provided full hardware support for MMX, , , and sets, boosting multimedia processing capabilities over the C3 lineage. A standout innovation was the integrated engine, which offered for encryption (up to 128-bit keys), and SHA-256 hashing, a Montgomery multiplier for , and a true (RNG). This on-chip security suite, first introduced in the C7, enhanced performance for encrypted data processing while maintaining ultra-low idle power draw of approximately 0.1 . Primarily targeted at embedded systems, single-board computers, thin clients, and early netbook platforms, the C7 excelled in power-sensitive environments with its 400 MHz front-side bus and versatile packaging options like nanoBGA2. Production of the C7 family tapered off around 2010 as VIA shifted focus to subsequent architectures.

VIA Nano (Isaiah Core)

The VIA Nano processor family, introduced in 2008, was based on the Isaiah core architecture developed by Centaur Technology, marking a significant advancement in low-power x86 computing. Isaiah implemented a 64-bit superscalar, out-of-order execution design with an 8-stage pipeline, enabling up to 7 instructions issued per cycle across 7 execution units, including 2 integer units, 2 vector/floating-point units, and 3 load/store units. The architecture supported the full x86-64 instruction set, along with extensions such as Intel VT virtualization, SSE4 (in later variants), macro- and micro-op fusion, memory disambiguation, store merging, and advanced branch prediction using 8 predictors. Fabricated initially on a 65 nm process by Fujitsu, Isaiah cores operated at clock speeds from 1.0 GHz to 2.0 GHz, with plans for a transition to 40 nm by TSMC in subsequent models. Each core featured 64 KB instruction and 64 KB data L1 caches (16-way associative and exclusive), plus a 1 MB exclusive L2 cache (16-way or 32-way associative in refined versions), contributing to efficient multimedia and general-purpose workloads. Key features of the Isaiah-based VIA Nano emphasized power efficiency for mobile and embedded applications, with (TDP) ratings ranging from 2.5 W to 25 W, including low idle power as little as 100 mW in ultra-low-voltage models. Integrated security elements like the VIA PadLock engine provided for encryption, /SHA-256 hashing, and a random number generator, alongside a secure execution mode with volatile secure memory. Power management innovations included the C6 deep sleep state, Adaptive PowerSaver technology, and dual-PLL for dynamic voltage and . The design prioritized compatibility, using a NanoBGA2 package pin-compatible with prior processors, and supported an 800 MHz to 1333 MHz . The initial VIA Nano launch in 2008 featured single-core models such as the L-series (up to 1.8 GHz, 25 W TDP) and U-series (down to 1.0 GHz, 2.5 W TDP), targeted at netbooks and thin clients. The Nano 3000 series, released in 2010, refined the Isaiah architecture on the , adding SSE4.1 support and delivering up to 20% higher performance at 20% lower power compared to the original Nano, with variants like the 2.0 GHz L3100 (500 mW idle) and 1.0 GHz U3500 (100 mW idle). In 2011, VIA introduced multi-core capabilities with the 40 nm Nano X2 dual-core processors (e.g., 1.6 GHz L4650E, 25 W TDP) and QuadCore series (e.g., 1.2 GHz E-series, up to 4 cores on a ~132 mm² die), enabling configurations for tablets, industrial PCs, and systems while maintaining the low-power envelope. Performance-wise, the VIA Nano achieved notable instructions-per-clock () gains over the preceding 32-bit , with clock-for-clock improvements ranging from 1.6x to 3.2x in application benchmarks, reflecting the shift to and enhanced floating-point capabilities (up to 4 adds and 4 multiplies per clock). These processors excelled in power-constrained scenarios, supporting HD video playback and finding adoption in portable devices and rugged industrial computing, though they trailed contemporary in some multi-threaded tasks due to lower clock speeds and core counts.

CNS Core and CHA SoC

The CNS core represented Centaur Technology's most advanced processor design, oriented toward applications and featuring an out-of-order execution pipeline with significantly improved () compared to prior architectures, estimated at approximately twice that of the VIA Nano core. The core supported up to eight cores per chip, with base clock speeds ranging from 2.0 to 2.5 GHz depending on silicon binning, and included advanced set extensions such as for vector processing (implemented with 256-bit registers split into two micro-operations per cycle) and AES-NI for . It incorporated a sophisticated capable of handling 512 branches and 24-long patterns, along with enhanced prefetchers and a 32 KiB L1 cache fetching up to 32 bytes per cycle, enabling competitive single-threaded performance in workloads. The integrated the CNS cores with a dedicated AI co-processor called NCORE, a 32,768-bit VLIW neural unit delivering up to 20 tera-operations per second in INT8 precision and 6.8 TFLOPs in bfloat16 for tasks. Fabricated on TSMC's nm process with a die size of 194 mm², the featured MB of shared L3 , a quad-channel DDR4-3200 , and 44 PCIe 3.0 lanes for high-bandwidth connectivity, targeting environments with a focus on power efficiency and integrated . Internal benchmarks demonstrated the CNS cores achieving levels comparable to Intel's Skylake processors in select integer and floating-point workloads, such as SPECint and certain AI inference tasks, though it lagged in memory-bound scenarios due to the older process node. Development of the CNS core and SoC began around 2016 as part of Centaur's shift toward higher-performance designs, culminating in a public announcement in late 2019 as the "world's first high-performance x86 with integrated coprocessor." First arrived in mid-2019 for validation, with internal testing confirming viability against contemporary competitors like Skylake-SP, but the project was halted in 2021 following VIA Technologies' sale of Centaur's x86 design team and intellectual property to for $125 million. No commercial products based on CNS or were released, as the acquisition redirected resources and terminated further development.

Design Approach

Methodology and Philosophy

Centaur Technology's design philosophy centered on the principle that "," emphasizing reduced die size, power efficiency, and manufacturing costs over raw peak performance to serve mainstream and markets underserved by dominant players like . This approach drew from the founders' experiences at , where they developed innovative architectures like systems, inspiring a focus on practical, efficient solutions rather than high-end complexity. In response to 's market dominance, Centaur targeted low-end , systems, and cost-sensitive applications, producing processors that achieved "fast enough" performance for 90% of workloads while maintaining full x86 to leverage existing software ecosystems. The company's design process relied on an agile, small-team , typically involving 20 to 60 engineers per project to enable rapid iteration and low overhead, contrasting with larger competitors' teams of hundreds. This lean structure facilitated quick tape-outs, such as the first in just 13 months, supported by extensive simulation and tools like theorem proving and symbolic simulation to ensure reliability and without exhaustive physical prototyping. prioritized binary through rigorous testing, aiming for "nauseously compatible" execution of x86 code, which allowed their processors to drop into existing systems without software modifications. Architecturally, early designs like the adopted RISC-inspired internals—a simple, fixed-length —for efficiency, paired with an x86 frontend for instruction translation, avoiding the complexity of superscalar execution to minimize power and cost. This evolved in later processors, such as the (Isaiah core), which introduced while retaining RISC-like micro-op decoding to balance performance gains with the core philosophy of efficiency. Centaur generally avoided licensing proprietary extensions, implementing standard x86 features independently until later adopting in designs like the VIA Eden to meet demands without compromising compatibility.

Core Architectures

Centaur Technology's early x86 core designs emphasized simplicity and power efficiency, beginning with the core introduced in 1997. The employed an in-order execution model with a RISC-based internal augmented by an x86 and translator that converted complex x86 instructions into simpler RISC-like micro-operations. This design featured a five-stage (fetch, decode/translate, address generation, execute, writeback), enabling efficient handling of basic integer operations while prioritizing low power consumption and high clock speeds over aggressive . The VIA C3 series, launched in 2001 under Centaur's partnership with , built on this foundation with the core, which adopted a 12-stage integer pipeline focused on optimizing integer workloads for embedded and low-power applications. This pipeline supported single-issue in-order execution, with large 64 KB L1 instruction and data caches to enhance hit rates and reduce latency for integer-heavy tasks like legacy software and basic multimedia processing. Branch prediction was basic, relying on static methods and a small return stack, but the design incorporated MMX support and aggressive clock scaling to achieve competitive frequencies in power-constrained environments. In the mid-2000s, the C7's core marked a shift toward modest superscalar capabilities while maintaining Centaur's low-power ethos. Esther utilized a 16-stage with dual-issue in-order execution, allowing two integer or floating-point to improve throughput without the complexity of full out-of-order processing. Branch prediction was enhanced with a larger branch target buffer and hybrid mechanisms, reducing misprediction penalties in control-intensive code; this included support for and , enabling better handling of multimedia workloads. The core's 128 KB L2 cache and integrated security features like VIA PadLock further emphasized efficiency for mobile and embedded systems. The VIA Nano's Isaiah core, released in 2008, represented Centaur's first foray into , featuring a superscalar design with a three-wide x86 that generated up to three fused micro-operations per cycle for dispatch to a reorder estimated at 128 entries. This enabled across multiple ports, including integer ALUs, FP units, and load/store queues, with macro-fusion techniques combining common instruction pairs (e.g., compare-and-branch) to boost . Branch prediction employed eight specialized predictors across two stages, including a 4K-entry BTB and loop detector, achieving low-latency resolution for branches critical to x86 code. The architecture supported 64-bit extensions and , targeting a and sub-5W power in small-form-factor devices. Centaur's later development, the CNS core within the CHA SoC announced around 2019, advanced to a wider execution model with a 12-stage supporting up to four-wide decode and dispatch, delivering Haswell-like IPC through duplicated ALUs and robust store forwarding (two loads and two stores per cycle). It incorporated vector units, splitting 512-bit operations into 256-bit micro-ops for compatibility with server-class workloads, while the integrated design added an Ncore capable of 6.8 TFLOPs in bfloat16 precision for inference. This core emphasized scalability with private caches and a shared 16 MB L3, optimized for . Throughout its evolution, Centaur's cores shared principles for easy integration into s, with a consistent focus on low-latency handling via stacked predictors and efficient caching hierarchies to minimize per in power-sensitive applications.

Comparative Analysis

Centaur Technology's processor designs consistently emphasized compact die sizes compared to contemporaries from and , enabling lower manufacturing costs through fabrication. For instance, the early WinChip featured an 88 mm² die in 0.35-micron process technology, significantly smaller than the Pentium's approximately 90 mm² die in comparable eras, which reduced production expenses and facilitated affordability in budget systems. Later, the dual-core variants utilized two 66 mm² dies for a total of about 132 mm², closely rivaling the Duo's 143 mm² Conroe die while targeting low-power applications. The more recent CNS-based , an 8-core design on 's 16 nm process, achieved a 194 mm² die size, balancing core count with efficiency for server workloads without excessive scaling. In power efficiency, Centaur processors stood out for embedded and low-power segments, often consuming far less than and equivalents. The VIA C3 and C7 series operated at 1-5 W in ultra-low-voltage configurations, contrasting with contemporaries like the at 21 W TDP or at 50 W+, making them ideal for fanless systems and portable devices. The VIA Nano further improved on this, due to its in-order architecture optimized for idle and light loads. Performance comparisons revealed persistent gaps in (IPC) for Centaur's early designs relative to Intel's, though later iterations narrowed the divide. The VIA C3 achieved roughly 0.3 IPC compared to the Pentium III's baseline of 1.0 in operations at equivalent clocks, resulting in about one-third the overall throughput in compute-intensive tasks. Overall, Centaur's designs excelled in cost/performance ratios for embedded applications, where smaller dies and low power enabled TSMC-based production at lower prices than or silicon, though they rarely competed in raw speed for or high-end markets. This approach prioritized value in niche sectors like thin clients and industrial systems, leveraging efficient architectures for sustained viability.

References

  1. [1]
    Centaur Technology 2025 Company Profile - PitchBook
    Centaur Technology was founded in 1995. Where is Centaur Technology headquartered? Centaur Technology is headquartered in Austin, TX. What is the size of ...
  2. [2]
    Centaur Technology - Computer Hope
    Jun 25, 2025 · Founded in 1995, Centaur Technology is an engineering company that specialized in developing x86 microprocessors. Centaur has designed over 26 ...
  3. [3]
    The Many Sockets of VIA CPU's | The CPU Shack Museum
    Jan 7, 2022 · In 1999 VIA bought both Cyrix (from National Semiconductor) and Centaur Technologies (from IDT, who made the Winchip series of processors.<|control11|><|separator|>
  4. [4]
    Rise of the Centaur (Documentary) - Cognitive Films
    Aug 3, 2015 · This improbable start led to the twenty years (and counting) success story of Centaur Technology, a small Austin company focused on low-cost x86 ...Missing: history | Show results with:history
  5. [5]
    Via buys Centaur from IDT, adds to X86 arsenal - EE Times
    Under the agreement, Via Technologies will take over Centaur's intellectual property (IP) related to IDT's WinChip microprocessor technology and the X86 ...
  6. [6]
    Intel to Acquire Austin x86 Dev Team from Via Technologies
    Nov 5, 2021 · Via Technologies announced plans to offload part of its Centaur Technology x86 CPU subsidiary to Intel for $125 million.
  7. [7]
    Centaur Technology CHA - Rhode Island Computer Museum
    Centaur Technology is the x86 company you've never heard of. Yet Centaur existed and shipped millions of units through top-tier OEMs from 1995 until 2021.
  8. [8]
    Intel Pays VIA $125M For Centaur Technology's x86 Design Team
    Nov 8, 2021 · Intel will reportedly pay VIA $125 million for some unspecified assets related to Centaur Technology.
  9. [9]
    [PDF] Oral History of Glenn Henry
    Aug 7, 2017 · And today, I'm going to be interviewing Glenn Henry and his career at IBM, Centaur, and wherever else it takes us. So, to start off, Glenn, can ...Missing: Daniel Ling Texas
  10. [10]
    Glenn Henry interview - Dan Luu
    Q1: Can you give us a short history of Centaur? A1: The idea came to me and my co-founders in 1993. We were working at Dell -- I was Senior Vice President ...Missing: Daniel Ling Texas
  11. [11]
    Stanford EE Computer Systems Colloquium - Abstract/Bio
    Feb 12, 2020 · After wandering for a year, funding was procured, and Centaur Technology Inc. was formed in early 1995 with Mr. Henry as President. Twenty-four ...Missing: Daniel Ling Austin Texas
  12. [12]
    Mr. Gaylord G. (Glenn) Henry - IT History Society
    In 1994 he left Dell and founded Centaur Technologies, Inc. where he began working on a new Intel compatible design. Funding for this new processor was ...
  13. [13]
    Via completes IDT x86 deal as fresh legal action looms - The Register
    Thu 16 Sep 1999 // 09:44 UTC. Chipset, and now x86 company Via has announced a definitive agreement for the purchase of IDT's Centaur business.
  14. [14]
    Via buys Centaur in second x86 move - Electronics Weekly
    Aug 11, 1999 · Richard Ball Taiwanese chipset manufacturer VIA Technologies has bought Centaur, the x86 processor design subsidiary of IDT. The ...Missing: date motivations
  15. [15]
    VIA Launches VIA C7 Processor - VIA Technologies, Inc.
    May 27, 2005 · ... Glenn Henry, President of Centaur Technologies and chief ... President and CEO, VIA Technologies, Inc. “The VIA C7 processor will ...Missing: VP | Show results with:VP
  16. [16]
    Via extends X86 reach with purchase of IDT's Centaur group
    LaFountain said IDT's Centaur subsidiary was unable to compete with Intel successfully. Centaur had a register-intensive approach to microprocessor design and ...Missing: details motivations<|control11|><|separator|>
  17. [17]
    Glenn Henry's Post - LinkedIn
    Mar 23, 2025 · In March 1995, the CEO of IDT, Len Perham, funded us and Centaur Technology was born as a subsidiary of IDT and we shipped our first x86 ...Missing: Daniel Ling Austin Texas
  18. [18]
    [PDF] Centaur Gallops Into x86 Market - Ardent Tool of Capitalism
    Jun 2, 1997 · The new company is a subsidiary of Integrated Device Tech- nology (IDT), which will manufacture and market the new processor.<|control11|><|separator|>
  19. [19]
    [PDF] IDT WinChip C6 Data Sheet - Ardent Tool of Capitalism
    The IDT WinChipTM. C6TM processor, designed by Centaur. Technology Inc., is a plug-compatible alternative to the Intel . Pentium processor and to the new Intel ...
  20. [20]
    Keeping It Simple: Centaur IDT-C6 - halfhill.com
    That's because the Tillamooks are manufactured on a 0.25-micron process, while the C6 is still at 0.35 micron. The Tillamook can run at a lower voltage. You ...
  21. [21]
    IDT Winchip C6 - CPU-World
    32-bit microprocessor. Technology (micron): 0.35. Frequency (MHz): 150 - 240. Sockets: Socket 7. Year 19?? Bus width. 32 Pentium class processor.
  22. [22]
    [PDF] Win hip•IDT•WinChip - Ardent Tool of Capitalism
    This added instruction stage translates x86 instructions coming from the fetch stage into the internal micro- instruction format.
  23. [23]
    Analysis: Intel turns Webward as rivals falter - EE Times
    Jul 17, 1999 · Cote said 1998's final three months were the most successful quarter ever, when IDT shipped more than 300,000 WinChips, mostly to distributors ...Missing: figures | Show results with:figures
  24. [24]
    [PDF] IDT WinChip 2TM Processor Data Sheet - Ardent Tool of Capitalism
    The IDT WinChip 2TM processor, designed by Centaur. Technology Inc., is a plug-compatible alternative to the Intel . Pentium processor with MMXTM technology ( ...
  25. [25]
    IDT WinChip Press Release May 19, 1998 - The CPU Shack
    Performance gains in the IDT WinChip 2 family have been achieved through core CPU improvements combined with new 0.25-micron process technology, superscalar MMX ...
  26. [26]
    Like National Semiconductor, IDT rethinks x86 strategy - Forbes
    Jun 21, 1999 · Sales of the WinChip microprocessor units were lower in the fourth quarter (ended March 28, 1999) from about 700,000 units sold in the third ...Missing: figures | Show results with:figures
  27. [27]
    [PDF] x86 Competition Thriving: 12/28/98 - CECS
    Dec 28, 1998 · 600 MHz, and its die size will be less than 75 mm2. At this size, the MDR Cost Model estimates that AMD's cost will be about $45. Although ...<|control11|><|separator|>
  28. [28]
    VIA Tech Buying Centaur - EDN
    Aug 9, 1999 · The agreement with IDT includes intellectual property related to Centaur's WinChip architecture and 50-person design team in Austin. The ...
  29. [29]
    IDT pulls plug on x86 chips
    Jul 14, 1999 · IDT has been selling the 233 MHz versions of its WinChip processors for roughly $30 a chip, versus Intel's $150 a chip average selling price.Missing: figures units
  30. [30]
    Centaur Technology | LinkedIn
    Centaur Technology's talented CPU development team, located in beautiful Austin, Texas, designs high performance, feature-rich x86 microprocessor cores and ...Missing: history | Show results with:history<|control11|><|separator|>
  31. [31]
    Update: Via Technologies looks to Centaur subsidiary to propel ...
    Jun 6, 2000 · The new Via Cyrix III processor is in production using a 0.18-micron, 6-layer metal process, Via said. Prices range from $160 for the 533 ...
  32. [32]
    VIA C7-M processor suited for embedded market - digitimes
    Jun 8, 2005 · The recently announced VIA Technologies 2GHz C7-M embedded processor, which is manufactured on a 90nm silicon-on-insulator (SOI) process, ...
  33. [33]
    Review: 800MHz Via C3 CPU - Dan's Data
    Sep 29, 2001 · ... Via C3. The flagship C3 is the 866MHz model, whose official release date was the 11th of September, 2001. The C3 release was not quite the ...
  34. [34]
    Introducing the VIA Nano Processor - HotHardware
    May 29, 2008 · VIA made quite a splash early this year when they announced the Isaiah CPU architecture, which was developed at their Centaur design center.
  35. [35]
    VIA overcomes challenges to shake up the PC industry - Taipei Times
    Dec 10, 2001 · VIA responded with its own lawsuit, accusing Intel of anti-competitive behavior, patent in-fringement on technology owned by VIA's Texas-based ...
  36. [36]
    Via Technologies files another lawsuit against Intel - EE Times
    Sep 20, 2001 · The suit and other actions by Via are in response to a long-simmering legal dispute between Intel and the aggressive Taiwan chipset supplier.
  37. [37]
    [PDF] Export Controls: Rapid Advances in China's Semiconductor ... - GAO
    Apr 19, 2002 · These joint ventures and wholly foreign owned semiconductor manufacturing facilities provide China with access to more advanced technology than ...
  38. [38]
    Intel buys VIA subsidiary Centaur Technology's employees
    Nov 8, 2021 · Taiwanese manufacturer VIA has traded employees from its CPU design subsidiary Centaur Technology to Intel.
  39. [39]
    [PDF] 2021 Annual Report - VIA Technologies, Inc. - AWS
    Apr 19, 2022 · In November 2021, VIA announced an agreement with Intel covering the ... Centaur, a 100% owned subsidiary of VIA, for $125 million dollars.
  40. [40]
    VIA Part 4 – A Deep Dive into Centaur's Last CPU Core: CNS
    Mar 22, 2022 · But late last year, news broke that Intel was buying the Centaur design house from VIA. This sent shock waves throughout the tech world, because ...Missing: manufacturing | Show results with:manufacturing
  41. [41]
    Via Shutters Centaur Technology Site, Sells Off Equipment
    Dec 29, 2021 · Via Technologies sold its Centaur Technology x86 CPU development team to Intel in early November and the company is now auctioning off some of the equipment.Missing: motivations | Show results with:motivations
  42. [42]
    The Last x86 Via Chip: Unreleased Next-Gen Centaur CNS Saved ...
    Feb 20, 2022 · ... Centaur Technology, it used to be the x86 R&D arm of VIA Technologies. Centaur Technology had been a subsidiary of VIA Technologies since 1999 ...
  43. [43]
    CPU Shack - CPU Collection Museum - VIA CPU Overview
    L1 Cache, 128kB ; L2 Cache, 0kB ; Bus Frequency, 100-133MHz ; Core Voltage, 1.9 - 2.0 Volts ; Thermal Dissipation, 11-20 Watts.
  44. [44]
    None
    Summary of each segment:
  45. [45]
    None
    Summary of each segment:
  46. [46]
    [PDF] VIA C3 Ezra Processor Datasheet - Hackaday.io
    The VIA C3 Ezra processor is based on a unique internal architecture and is manufactured using an advanced 0.13µ CMOS technology. This architecture and process ...
  47. [47]
    VIA C3-933AMHz - CPU-World
    VIA C3 933 MHz specifications ; Instruction set, x86 ; Processor codename, Ezra ; Manufacturing process, 0.13 micron CMOS technology ; Die, 52mm ; Data width, 32 bit.Specifications · Compare 2 CPUs · Benchmarks · CPUID
  48. [48]
    CPU Specs Database - TechPowerUp
    This reference CPU Database will help you find the processor specs of your CPU or the specifications of the one you are looking to buy.
  49. [49]
    [PDF] 3. The microarchitecture of Intel, AMD, and VIA CPUs - Agner Fog
    Sep 20, 2025 · The present manual describes the details of the microarchitectures of x86 microprocessors from Intel, AMD, and VIA. The Itanium processor is ...
  50. [50]
    VIA C3-866AMHz - CPU-World
    VIA C3 866 MHz specifications ; Instruction set, x86 ; Processor codename, Ezra ; Manufacturing process, 0.13 micron CMOS technology ; Die, 52mm ; Data width, 32 bit.
  51. [51]
    VIA Cyrix III and C3 CPUs - The Silicon Underground
    Jan 6, 2025 · Soon after acquiring Cyrix, VIA also acquired Centaur from chipmaker IDT. Instead, VIA switched to a Centaur core with half the transistor count ...
  52. [52]
    [PDF] VIA C7 in nanoBGA2 Datasheet - The CPU Shack
    CentaurHauls is a trademark of Centaur Technology Corporation. N. 1. Life ... 07/14/05 Initial Release. CJH. 1.01. 07/14/05 Updated Table 2-3. Removed C7-M ...
  53. [53]
    VIA to ship C7 next month - The Register
    May 27, 2005 · VIA's C7 'Esther' processor will go into mass production by the end of the quarter, the Taiwanese chip maker said today.
  54. [54]
    Via launches C7 “Esther” processor - Ars Technica
    May 27, 2005 · Last year, I reported that VIA had inked a deal with IBM to fab their next-generation core, codenamed Esther, at IBM's 90nm East Fishkill fab.Missing: TSMC | Show results with:TSMC
  55. [55]
    Isaiah revealed: VIA's new low-power architecture - Ars Technica
    Jan 23, 2008 · The new-from-the-ground-up processor is fabricated on an unnamed 65nm process (VIA isn't ready to reveal who its foundry is) and at some point ...
  56. [56]
    VIA Unveils Next-Generation Isaiah x86 Processor Architecture
    Jan 24, 2008 · “Today is an exciting day for everyone at Centaur,” commented Glenn Henry, President, Centaur Technology Inc. “With a team of less than one ...Missing: VP | Show results with:VP
  57. [57]
    VIA Introduces New VIA Nano 3000 Series Processors
    Nov 3, 2009 · Based on the 64-bit superscalar 'Isaiah' architecture, VIA Nano 3000 Series processors deliver the most compelling thin and light notebook ...
  58. [58]
    VIA Nano microprocessor family - CPU-World
    The processors incorporate a single CPU core with two-level cache hierarchy. Nano's instruction and data level 1 caches have the same 64 KB size, but greater ...
  59. [59]
    VIA Launches VIA Nano Processor Family - VIA Technologies, Inc.
    May 29, 2008 · ... L1 caches and 1MB exclusive L2 cache with 16-way associativity gives a big boost to multimedia performance. Advanced Power and Thermal ...<|control11|><|separator|>
  60. [60]
    VIA Announces New VIA QuadCore Processor - VIA Technologies, Inc.
    May 11, 2011 · Initially available at a speed of 1.2+GHz, VIA QuadCore processors are natively 64-bit compatible and come with a host of additional performance ...Missing: specifications | Show results with:specifications
  61. [61]
    VIA Nano QuadCore L4700 Notebook Processor - Notebookcheck
    Die Size, 132 mm2. Socket, BGA. Features, x64, MMX, SSE4 compatible, VT-compatible, VIA PadLock security features. 64 Bit, 64 Bit support. Architecture, x86.
  62. [62]
    Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512
    Dec 9, 2019 · Centaur's last chip used relatively old process node – 65 nm and later 45 nm. The move to a more leading-edge node (TSMC 16-nanometer FinFET, in ...
  63. [63]
    VIA Centaur CHA Specs - CPU Database - TechPowerUp
    The silicon die of the chip is not fabricated at VIA, but at the foundry of TSMC. ... Die Size: 195 mm². Package: FC-LGA2084. Processor. Market: Server ...Missing: C7 PadLock
  64. [64]
    https://fuse.wikichip.org/news/3099/centaur-unveils-its-new-server-class-x86-core-cns-adds-avx-512/
  65. [65]
    [PDF] idt - Ardent Tool of Capitalism
    Centaur Technology, Inc. reserves the right to make changes in its ... n Small is beautiful. The IDT WinChip C6 processor is highly optimized for ...
  66. [66]
    [PDF] Centaur Verification Approach - Texas Computer Science
    We use both BDDs and AIGs to support our symbolic-simulation capability; we have verified our BDD package and we verify the result of our AIG-based SAT checker.
  67. [67]
    [PDF] The VIA Isaiah Architecture | LinuxDevices
    X86 INSTRUCTION TRANSLATION​​ x86 instructions are translated into executable micro-ops in two stages. The first stage translates x86 instructions into a special ...Missing: WinChip | Show results with:WinChip
  68. [68]
    VIA's Glenn Henry Speaks On New Low Power Isaiah Processor
    Rating 4.0 · Review by Dave Altavilla and Marco ChiappettaJan 29, 2008 · An interview with President of Centaur Technology, Glenn Henry on the new low power VIA Isaiah X86 mobile processors and how it will compete ...
  69. [69]
    VIA Eden | Experiencing the Cloud
    Nov 23, 2012 · “'Small is Beautiful' is more than a design strategy; it's our vision of where the PC market is heading and our new processors will help the ...Missing: philosophy | Show results with:philosophy
  70. [70]
    [PDF] CEN CENTAUR • IDT • CENTAU TAUR - Ardent Tool of Capitalism
    IDT • CENTAUR • IDT • C. The IDT WinChip C6. Processor Architecture. Introduction ... IDT WinChip C6 is a trademark of Integrated Device Technology. Pentium ...
  71. [71]
    https://lazure2.wordpress.com/tag/via-eden/
  72. [72]
    The Weird and Wacky World of VIA, the 3rd player in the “Modern ...
    Aug 31, 2021 · When VIA acquired Cyrix and Centaur, there were several cores in design. ... There's no doubt VIA had a capable and determined engineering team.
  73. [73]
    The road to Nano: Centaur's design philosophy - Ars Technica
    Jun 3, 2008 · The first C3 processors used the Samuel 2 core, and featured a 0.15 micron process technology. They also hit higher frequencies than the ...
  74. [74]
    The Red Hill CPU Guide: three way war
    It did have a pair of large 32k on-chip cache units, however. It packed 5.4 million transistors into a tiny 88 square millimetre, 4 layer die. (By comparison, ...
  75. [75]
    VIA Nano X2 U4025 vs Core 2 Duo E6600 - Technical City
    Die size, 143 mm2, 66 mm2. Number of transistors, 291 million, 188 million. 64 bit ... Home > Processors > VIA Nano X2 U4025 vs Intel Core 2 Duo E6600.
  76. [76]
    Here's What Gaming on Centaur's Forgotten x86 CPU Looks Like
    Jun 10, 2022 · The CHA processor has a die size of 194 mm² and features eight CNS x86 cores without simultaneous multithreading (SMT). Depending on the bin, ...
  77. [77]
    All you need to know about VIA's C7 | [H]ard|Forum
    Jan 16, 2006 · The VIA C7 has a 20W TDP at 2.0Ghz, 16 pipeline stages, 128KB L2 cache, 90nm SOI, 21mm square die, and 0.1W idle power consumption.Missing: PadLock AES TSMC Centaur
  78. [78]
    Via offers more performance, less power consumption with C7
    May 27, 2005 · By comparison, Intel's Pentium M chip consumes a maximum of 21 watts, and an average of 1.25 watts, when running at 1.5GHz, Brown said. In ...Missing: contemporaries | Show results with:contemporaries
  79. [79]
    Intel Atom vs. VIA Nano Platform Comparo - TweakTown
    Aug 10, 2008 · Atom and Nano are the most power efficient CPUs on the market. Today ... VIA claims noticeable power savings over Atom and they are correct.Missing: SPECpower | Show results with:SPECpower<|separator|>
  80. [80]
    Old School Question C3 vs. P3 - Ars Technica
    Mar 15, 2005 · C3 1ghz is about P3 500mhz in performance, or less, due to architectural differences. ... The VIA C3 CAN NOT run without a heatsink! If you are ...
  81. [81]
    VIA Nano Processor Preview - Isaiah Gets Official - PC Perspective
    May 29, 2008 · The L-series will come in two flavors that both use an 800 MHz V4 bus speed at run at 1.8 GHz or 1.6 GHz. The most impressive part of these two ...Missing: variants | Show results with:variants
  82. [82]
    Centaur Demos x86 SoC with Server-Class CPUs and Integrated AI ...
    Nov 18, 2019 · Centaur's first design with its new artificial intelligence (AI) technology combines eight new server-class x86 CPU cores with a 20 tera-operations-per-second ...Missing: CNS | Show results with:CNS