Fact-checked by Grok 2 weeks ago

Delta-sigma modulation

Delta-sigma modulation, also known as sigma-delta modulation, is a signal processing technique primarily used in analog-to-digital converters (ADCs) that combines oversampling with negative feedback to shape quantization noise, thereby achieving high resolution by shifting the noise spectrum to higher frequencies outside the band of interest.^[1] This method employs a loop filter, typically consisting of integrators, a coarse quantizer (often 1-bit), and a feedback digital-to-analog converter (DAC) to produce a high-speed digital bitstream whose average value represents the input signal.^[2] The resulting bitstream is then processed by a digital decimation filter to yield a lower-rate, high-resolution output.^[3] The origins of delta-sigma modulation trace back to the 1940s with early work on delta modulation for pulse-code modulation, evolving through key patents in the 1950s and 1960s that introduced oversampling and noise shaping concepts.^[1] In 1962, researchers Inose, Yasuda, and Murakami formalized the technique, naming it "delta-sigma" to reflect the differencing (delta) and integration (sigma) operations in the feedback loop.^[1] By the 1970s, AT&T adopted the "sigma-delta" terminology, and practical implementations emerged in the 1980s for audio applications, with significant advancements in the 1990s enabling widespread use in high-resolution ADCs.^[1] Modern developments include higher-order modulators (up to sixth-order) and continuous-time variants that provide inherent anti-aliasing. Recent advancements as of 2025 include low-power, energy-efficient designs for IoT applications and no-latency interleaved modulators for multi-channel processing.^[3]^[4]^[5] At its core, delta-sigma modulation operates by oversampling the input signal at a rate much higher than the Nyquist frequency—often 30 to 64 times or more—distributing the quantization noise over a wider bandwidth and reducing its power spectral density within the signal band.^[2] The noise transfer function (NTF) of a first-order modulator is $1 - z^{-1}, which provides 9 dB per octave roll-off of in-band noise, while second-order designs achieve 15 dB per octave through a squared NTF like (1 - z^{-1})^2, dramatically improving signal-to-noise ratio (SNR) as the order increases.^[2] In a basic block diagram, the analog input subtracts the feedback from the DAC, passes through the loop filter (e.g., one or more integrators), and feeds into the quantizer; the quantizer output loops back via the DAC, ensuring the error is shaped away from low frequencies.^[6] Stability is maintained for inputs within the unit range, though higher-order loops require careful design to avoid overload.^[2] Key advantages of delta-sigma modulation include achieving resolutions up to 24 bits with relatively simple analog components, as much of the precision is handled digitally, leading to cost-effective CMOS implementations and inherent monotonicity.^[1] It relaxes requirements for anti-aliasing filters due to oversampling and excels in applications demanding high dynamic range, such as audio processing (e.g., 1-bit D/A conversion in CD players) and precision measurements in industrial sensors.^[1] Common uses span voiceband telephony, Bluetooth receivers, WCDMA base stations (with 60-67 dB dynamic range over 1 MHz bandwidth), and modern DC precision data acquisition.^[6] Despite these benefits, challenges like clock jitter sensitivity in continuous-time designs and potential tonal artifacts in digital variants drive ongoing research into robust architectures.^[3]

Fundamentals

Basic Principle

Delta-sigma modulation is an oversampled analog-to-digital (A/D) or digital-to-analog (D/A) conversion technique that employs a negative feedback loop to achieve high effective resolution from a coarse quantizer.^[1]^[7] The core structure includes an integrator, a low-resolution quantizer (typically 1-bit), and a digital-to-analog converter (DAC) in the feedback path, where the quantizer output is converted back to analog and subtracted from the input signal.^[8]^[1] The term "delta" refers to the differencing operation that computes the error between the input signal and the feedback from the DAC, while "sigma" denotes the integration of this error signal over time, which accumulates to drive the quantizer.^[1]^[7] This loop operates at a sampling rate much higher than the Nyquist rate (oversampling), producing a high-rate, low-resolution digital bit stream whose average value represents the input signal.^[8] Through noise shaping, the modulator pushes quantization noise to higher frequencies outside the signal band of interest, allowing a subsequent digital low-pass filter and decimator to extract a high-resolution, low-rate output from the oversampled stream.^[1]^[7] For a simple first-order loop with a constant positive DC input, the integrator ramps upward until the quantizer outputs a "1" (or positive pulse), which feeds back to pull the integrator down; this process repeats, resulting in a bit stream with a higher density of "1"s than "0"s, such that the time-averaged value approximates the input amplitude.^[8]^[1]

Block Diagram and Operation

A first-order delta-sigma modulator consists of an analog input signal fed into a subtractor, where it is differenced with the feedback from a 1-bit digital-to-analog converter (DAC); the resulting error signal is then passed through an integrator (serving as the loop filter), which accumulates the error over time. The integrator's output drives a 1-bit quantizer, typically a comparator that thresholds the signal to produce a binary output (1 or 0, or equivalently +1 or -1), generating a high-rate bitstream. This bitstream is converted back to an analog level by the 1-bit DAC in the feedback path, closing the negative feedback loop to the subtractor, while the bitstream itself serves as the modulator's output.^[1]^[9]^[10] In operation, the modulator processes the input signal at a high sampling rate, typically much higher than the Nyquist rate, to enable oversampling. The subtractor computes the difference between the input and the feedback signal, representing the quantization error from the previous cycle. This error is integrated, causing the integrator's output to ramp up or down depending on the sign and magnitude of the error—positive errors increase the integrator value, while negative errors decrease it. When the integrator output exceeds the quantizer's threshold (often set at zero for a symmetric 1-bit system), the quantizer flips the output bit from 0 to 1 (or -1 to +1), triggering the DAC to inject an opposite-polarity feedback pulse that corrects the error and pulls the integrator back toward balance. This cycle repeats rapidly, with the feedback ensuring the average error at the subtractor remains near zero over time, while the quantization noise introduced by the quantizer is integrated and thus shaped to higher frequencies away from the low-frequency signal band.^[1]^[9]^[10] The resulting 1-bit output bitstream is a form of pulse-density modulation (PDM), where the density of 1s (or high states) in the stream is proportional to the input signal amplitude—for a DC input near the positive full scale, the stream approaches a continuous train of 1s, while a negative input yields mostly 0s, and the average value of the bitstream matches the input after low-pass filtering.^[1]^[9] This PDM representation allows the modulator to achieve effective multi-bit resolution through the statistical averaging of the binary pulses, despite the coarse 1-bit quantization.^[10] First-order delta-sigma loops are inherently stable due to the single integration stage, which provides sufficient loop gain to keep the integrator output bounded without risk of overload or oscillation under normal operating conditions, as the feedback mechanism promptly corrects excursions.^[1]^[10] This stability contrasts with higher-order designs, making first-order modulators reliable for introductory implementations, though they offer limited noise shaping compared to multi-stage variants.^[9]

Motivation

Advantages of Oversampling

Oversampling in delta-sigma modulation involves sampling the input signal at a frequency significantly higher than the Nyquist rate, defined as twice the signal bandwidth f_B. The oversampling ratio (OSR) is given by \text{OSR} = \frac{f_s}{2 f_B}, where f_s is the sampling frequency, allowing the quantization noise to be spread across a broader frequency spectrum rather than being concentrated within the signal band. This approach trades increased sampling speed for enhanced resolution, enabling higher effective bit depth without requiring a multi-bit quantizer.^[7]^[11] Under the assumption of white quantization noise, the total noise power is uniformly distributed over the frequency range from -f_s/2 to f_s/2, with the power spectral density constant at \frac{\Delta^2}{12 f_s}, where \Delta is the quantizer step size. The overall quantization noise power is \sigma_e^2 = \frac{\Delta^2}{12}, independent of the sampling rate. However, only the portion within the signal band $2 f_B contributes to in-band noise, reducing the in-band noise power by a factor of OSR compared to Nyquist-rate sampling. Subsequent low-pass digital filtering removes out-of-band noise, yielding a signal-to-noise ratio (SNR) improvement of 3 dB per octave of oversampling—that is, for each doubling of the OSR—equivalent to gaining half a bit of resolution.^[12]^[7]^[11] This frequency-resolution tradeoff is particularly advantageous in delta-sigma modulators, as it relaxes the demands on analog anti-aliasing filters by shifting aliasing concerns to higher frequencies that can be easily filtered digitally. While oversampling alone provides modest SNR gains, it forms the foundation for further enhancements through noise shaping techniques that preferentially push noise to higher frequencies.^[13]^[10]

Noise Shaping Concept

Noise shaping is a core mechanism in delta-sigma modulation that redistributes quantization noise away from the low-frequency signal band toward higher frequencies, thereby improving the signal-to-noise ratio (SNR) in the band of interest beyond what oversampling alone can achieve. This process relies on the feedback structure of the modulator, where the noise transfer function (NTF) imposes a high-pass filter characteristic on the quantization noise, suppressing it at low frequencies while amplifying it at high frequencies. As a result, the in-band noise power is significantly reduced, allowing for higher effective resolution from coarse quantizers like 1-bit types.^[10] In contrast, the signal transfer function (STF) ensures that the input signal passes through the modulator with minimal distortion, typically experiencing only a one-sample delay in the baseband. For a first-order delta-sigma modulator, the STF is STF(z) = z^{-1}, which preserves the signal spectrum unattenuated within the Nyquist band. This separation—low-pass for the signal and high-pass for the noise—arises directly from the feedback loop, distinguishing noise shaping from plain oversampling; the latter spreads noise uniformly across the extended bandwidth without active redistribution, whereas the loop filter in delta-sigma modulation creates the selective attenuation.^[8] A simple example illustrates this for a first-order modulator, where the NTF is NTF(z) = 1 - z^{-1}. In the frequency domain, this corresponds to a magnitude response of |NTF(e^{j\omega})| = 2 |\sin(\omega/2)|, which is near zero at low frequencies (\omega \approx 0) and approaches 2 at high frequencies (\omega \approx \pi). Consequently, the noise spectrum, originally white and flat, becomes shaped with a quadratic increase toward the sampling frequency, concentrating most noise power outside the signal band.^[10] This shaping effect is evident in spectral illustrations: pre-shaping, the quantization noise power spectral density (PSD) is constant at \sigma_e^2 / f_s; post-shaping, the in-band PSD drops proportionally to (\pi f / f_s)^2 for first-order designs, enabling SNR gains of 9 dB per octave of oversampling ratio increase. Such behavior, first analyzed in foundational work on interpolative modulators, underpins the practical utility of delta-sigma architectures in high-resolution applications.^[14]

Historical Development

Origins and Early Work

The origins of delta-sigma modulation trace back to the development of delta modulation in the mid-20th century, which emerged as a simplified form of pulse code modulation (PCM) for efficient signal transmission. Delta modulation, introduced in the 1940s and formalized by F. de Jager in 1952, focused on encoding the difference (delta) between consecutive signal samples using a single-bit code to reduce bandwidth requirements in PCM systems.^[15] This approach laid the groundwork for differential encoding techniques but suffered from limitations such as slope overload and granular noise in handling varying signal amplitudes.^[16] A significant early contribution came from C. Chapin Cutler at Bell Laboratories, who in 1954 filed a patent describing a feedback system that employed oversampling and noise shaping to improve quantization efficiency in transmission systems.^[17] Although Cutler's work introduced key principles like integrating the signal before quantization to shape quantization noise away from the signal band, it did not fully articulate the combined delta-sigma structure and was primarily aimed at telephony applications.^[18] H. van de Weg at Philips Laboratories analyzed quantization noise in multi-digit code systems for single-integration delta modulation in 1953, laying early groundwork for improved noise shaping in practical implementations and addressing limitations in signal-to-noise ratio for analog-to-digital conversion.^[19] The explicit invention of sigma-delta modulation occurred in 1962 at the University of Tokyo, where researchers Haruo Inose, Yasuhiko Yasuda, and Junichi Murakami proposed it as an enhancement to delta modulation by adding an integrator in the feedback path to better handle low-frequency signals and reduce error accumulation.^[20] This architecture, which integrates the input signal (sigma) before applying delta modulation, was detailed in their seminal 1963 paper, "A Unity Bit Coding Method by Negative Feedback," published in Proceedings of the IEEE, where they demonstrated its use for unity-bit quantization in differential PCM systems suitable for video signal transmission.^[21] In the 1960s, early implementations of delta-sigma techniques appeared in telemetry systems for remote signal acquisition and basic analog-to-digital converters, leveraging the method's simplicity for one-bit processing in bandwidth-constrained environments.^[19]

Key Milestones and Contributors

In the 1970s, AT&T researchers adopted the "sigma-delta" terminology, emphasizing the integration (sigma) before differencing (delta), and advanced noise analysis in oversampled systems for transmission applications.^[1] During the 1980s, delta-sigma modulation gained traction in audio applications, with companies like Philips and Sony incorporating oversampling techniques in early digital audio systems, paving the way for high-resolution conversion in consumer electronics.^[22] A notable contribution was the 1987 paper by W.L. Lee and C.G. Sodini on a topology for higher-order interpolative coders, which improved linearity and reduced quantization noise through expanded quantizer levels in oversampling converters.^[23] Key figures included James Candy at IBM, whose 1985 IEEE paper on double integration in sigma-delta modulation provided seminal analysis of noise shaping mechanisms, enabling higher effective resolution in oversampled systems. Complementing this, Bob Adams at Analog Devices developed practical integrated circuit designs for sigma-delta converters, introducing techniques like mismatch shaping that facilitated commercial viability in the late 1980s. The 1990s marked widespread commercialization, with delta-sigma ADCs integrated into digital signal processing chips for audio applications, such as Crystal Semiconductor's early monolithic offerings that achieved 18-bit resolution suitable for professional recording.^[24] These advancements enabled the first mass-market audio ADCs with dynamic ranges exceeding 100 dB, driving adoption in CD players and studio equipment.^[25] By 2024-2025, the delta-sigma modulator market has seen significant growth in low-power designs tailored for Internet of Things (IoT) devices, with projections estimating a compound annual growth rate of 8% through 2032, fueled by demand for energy-efficient sensors in battery-operated applications.^[26] This expansion reflects ongoing innovations in integrated, high-resolution converters that balance performance with minimal power consumption.^[27]

Mathematical Analysis

First-Order Modulator in Z-Domain

The first-order delta-sigma modulator is analyzed in the z-domain using a linear model that treats the quantizer as an additive white noise source E(z) with variance \sigma_e^2 = \Delta^2 / 12, where \Delta is the quantization step size.^[28] The core of the modulator is a discrete-time integrator with transfer function H(z) = \frac{1}{1 - z^{-1}}. The input to the integrator is the difference between the modulator input X(z) and the feedback output Y(z), leading to the loop equation Y(z) = H(z) [X(z) - Y(z)] + E(z).^[28] Solving for the output yields the signal transfer function (STF) and noise transfer function (NTF):

Y(z) = z^{-1} X(z) + (1 - z^{-1}) E(z)

Thus, STF(z) = z^{-1}, which introduces a one-sample delay but passes the signal with unity gain at low frequencies, and NTF(z) = 1 - z^{-1}, a high-pass filter that shapes quantization noise away from the baseband.^[28] This noise transfer function corresponds to a first-order differentiator, pushing noise power toward higher frequencies. The power spectral density of the output quantization noise is |NTF(e^{j\omega})|^2 \cdot \frac{\sigma_e^2}{f_s}, where f_s is the sampling frequency and \omega = 2\pi f / f_s. For the first-order NTF, |NTF(e^{j\omega})|^2 = 4 \sin^2(\omega/2) \approx \omega^2 at low frequencies. The in-band noise power, integrated over the signal bandwidth f_b = f_s / (2 \cdot OSR) (with oversampling ratio OSR), is given by

P_n = \int_{-\pi / OSR}^{\pi / OSR} |NTF(e^{j\omega})|^2 \frac{\sigma_e^2}{2\pi} \, d\omega \approx \frac{\pi^2}{3} \cdot \frac{\sigma_e^2}{OSR^3}.

This approximation holds for large OSR, demonstrating a cubic reduction in baseband noise with increasing oversampling.^[28] For a full-scale sinusoidal input, the signal power is \Delta^2 / 8 (assuming peak-to-peak amplitude \Delta for a 1-bit quantizer). The peak signal-to-noise ratio (SNR) for an ideal first-order, 1-bit modulator (N=1) is then

SNR = 6.02N + 1.76 + 30 \log_{10}(OSR) \, \text{dB},

where the $30 \log_{10}(OSR) term reflects the combined benefits of oversampling and first-order noise shaping, yielding approximately 9 dB improvement per octave of OSR.^[28]

Higher-Order Modulators

Higher-order delta-sigma modulators employ a loop filter of order L > 1 to achieve more aggressive quantization noise shaping than first-order designs. The noise transfer function (NTF) takes the form NTF(z) = (1 - z^{-1})^L, which exhibits a high-pass characteristic with a roll-off slope of $6L dB/octave, concentrating quantization noise at higher frequencies and reducing in-band noise density.^[29] This steeper shaping allows for substantial improvements in signal-to-noise ratio (SNR) within the baseband, particularly as the oversampling ratio (OSR) increases, though it demands careful filter coefficient selection to maintain linearity.^[30] Stability becomes a primary concern in higher-order modulators due to amplified loop gain and the potential for integrator saturation, which can lead to overload and erratic behavior. Techniques such as resonator feedback address this by introducing local feedback paths around pairs of integrators, forming second-order resonators that dampen resonances and enhance robustness without significantly altering the overall NTF. The Lee criterion offers a practical guideline for stability assessment, recommending that the peak magnitude of the NTF remain below 1.5 to ensure the quantizer input stays within bounds for typical inputs, thereby avoiding nonlinear overload.^[31] A key tradeoff arises from increasing the modulator order: while higher L boosts peak SNR through enhanced noise suppression—potentially by tens of dB for moderate OSR—it heightens susceptibility to instability and the emergence of discrete tones in the output spectrum, which degrade performance under certain input conditions.^[7] These tones often stem from periodic limit cycles in the nonlinear feedback loop, necessitating additional dithering or multi-bit quantization (as explored elsewhere) to mitigate them while preserving the core noise-shaping benefits. As an illustrative example, consider a second-order modulator (L=2), which features two cascaded integrators in the forward path, a one-bit quantizer, and dual feedback paths: the primary path subtracts the quantized output from the input before the first integrator, while a scaled feedback (typically with gain 0.5) subtracts from the output of the first integrator before the second. This configuration yields an NTF of (1 - z^{-1})^2, providing 12 dB/octave noise roll-off and an in-band noise power approximation of \frac{\pi^{4}}{5 \cdot OSR^{5}} \sigma_e^2, where \sigma_e^2 denotes the quantizer noise variance; for OSR=64, this results in roughly 30 dB lower in-band noise than a first-order modulator under identical conditions.^[32]

Effective Number of Bits Calculation

The effective number of bits (ENOB) quantifies the dynamic range performance of a delta-sigma modulator by relating its signal-to-noise ratio (SNR) to the resolution of an ideal Nyquist-rate analog-to-digital converter. It is defined as

ENOB = \frac{SNR - 1.76}{6.02},

where SNR is expressed in decibels; this formula arises from the 6.02 dB increase in SNR per bit for an ideal quantizer and the 1.76 dB adjustment for a full-scale sinusoidal input.^[33] For an ideal L-th order, 1-bit delta-sigma modulator, the peak SNR is given by

SNR = 1.76 + (2L+1) \cdot 10\log_{10}(OSR) - 10\log_{10}\left( \frac{\pi^{2L}}{(2L+1)} \right)~\text{dB},

assuming uniform quantization noise, no modulator overload, and a full-scale input signal, with the oversampling ratio OSR = f_s / (2 f_B) where f_s is the sampling frequency and f_B is the signal bandwidth. This expression accounts for the noise power within the band of interest after shaping and oversampling.^[2] The ENOB increases with both the modulator order L and OSR, as higher L strengthens noise shaping while larger OSR reduces in-band noise density. For instance, with OSR = 64 and L = 3, the calculated SNR is approximately 107 dB, corresponding to an effective resolution of ~17.5 bits.^[2] These theoretical values assume an ideal loop filter, quantizer, and absence of thermal or other noise sources; in real implementations, non-idealities such as finite op-amp gain, capacitor mismatch, and clock jitter degrade the ENOB, often by several bits.^[8]

Variations

Multi-Bit Quantizers

Multi-bit quantizers in delta-sigma modulators utilize more than two output levels, typically 2^b for b > 1, to significantly reduce in-band quantization noise compared to single-bit designs. This reduction occurs because the quantization noise power scales inversely with the square of the number of levels, yielding an approximate 6 dB improvement in signal-to-noise ratio (SNR) per additional bit in the quantizer resolution. As a result, multi-bit quantizers enable higher dynamic range without requiring excessive oversampling ratios, making them suitable for achieving resolutions beyond 16 bits in practical systems. A key advantage of multi-bit quantization is the attenuation of the noise transfer function (NTF) peak gain, which enhances loop stability, particularly for higher-order modulators. With larger feedback amplitudes from the multi-bit digital-to-analog converter (DAC), the integrator swings are constrained, allowing steeper noise shaping slopes while avoiding overload and limit cycles.^[34] This stability improvement permits the design of aggressive topologies that would be unstable with single-bit feedback, broadening the input signal range for reliable operation.^[34] Despite these benefits, multi-bit quantizers introduce challenges stemming from nonlinearities in the feedback DAC, primarily due to element mismatches in unit-element implementations. These mismatches generate static errors that manifest as harmonic distortion and spurious tones within the signal band, as the loop filter does not shape DAC nonlinearity; this can limit the effective dynamic range to below theoretical predictions.^[35] In severe cases, such distortions degrade the signal-to-noise-and-distortion ratio (SNDR) by several decibels, necessitating careful mismatch management.^[36] To address DAC nonlinearity, dynamic element matching (DEM) techniques are integrated into the modulator architecture, with data-weighted averaging (DWA) being a widely adopted first-order mismatch-shaping method. DWA operates by sequentially rotating the selection of DAC elements based on input data patterns, ensuring uniform usage over time and pushing mismatch errors into high-frequency regions where they can be filtered out.^[36] This deterministic approach avoids the added noise of random DEM while effectively linearizing the DAC, often improving SNDR by 10-20 dB in multi-bit loops.^[36] Higher-order DEM variants, such as rotated data-weighted averaging, further enhance performance by applying additional shaping to residual errors.^[37] As an illustrative example, implementing a 4-bit quantizer in a third-order delta-sigma modulator can yield an SNR improvement of approximately 18 dB (corresponding to about 3 additional bits of ENOB) over a comparable 1-bit design, translating to enhanced resolution for mid-range audio applications with SNRs exceeding 90 dB.^[38] Recent developments, such as multi-bit delta-sigma modulators for high-resolution audio, demonstrate these techniques in practice, achieving 98.6 dB SNR over a 25 kHz bandwidth through optimized feedforward architectures and DEM integration.^[39]

Asynchronous Delta-Sigma Modulation

Asynchronous delta-sigma modulation (ADSM) operates on an event-driven principle, where sampling occurs at zero-crossings of the error signal rather than at a fixed clock rate, resulting in a variable pulse density output that encodes the input amplitude through the timing and density of pulses.^[40] This continuous-time approach, first proposed by Kikkert and Miller in 1975, translates an analog input into a square-wave digital stream via joint frequency and duty-cycle modulation, eliminating the need for a master clock and enabling adaptive operation to the signal's dynamics. Although initially overlooked, the technique gained renewed interest in the late 1990s and early 2000s for its potential in low-power applications, with significant advances emerging between 2023 and 2025 in neuromorphic computing and Internet of Things (IoT) sensors, where event-based processing aligns with sparse, bio-inspired signal patterns.^[41]^[42] The primary benefits of ASDM include reduced average power consumption for sparse or low-activity signals, as the sampling rate scales with signal content rather than running continuously at a high fixed rate, achieving efficiencies in scenarios like sensor data where silence periods dominate.^[43] Additionally, the absence of a clock eliminates aliasing artifacts from clock jitter, providing inherent anti-aliasing and improved noise performance without additional filtering hardware.^[43] These advantages make ASDM particularly suitable for power-constrained environments, such as neuromorphic systems processing event-based spikes or IoT nodes monitoring intermittent environmental changes.^[41]^[44] Despite these gains, ASDM introduces challenges, including heightened design complexity due to the need for precise analog circuitry that handles variable-rate feedback without synchronization issues, such as in the integrator and comparator stages.^[45] Furthermore, the asynchronous output stream requires adaptive decimation techniques to reconstruct a uniform digital representation, complicating downstream digital processing compared to fixed-rate systems.^[11] A representative example is the continuous-time asynchronous loop employing a voltage-controlled oscillator (VCO) as both integrator and quantizer, where the input voltage modulates the VCO frequency to generate phase-encoded pulses that feedback into the loop, enabling high-resolution conversion with minimal static power draw in wideband applications.^[46] This structure has been demonstrated in ultralow-voltage designs achieving 53 dB SNDR at 37 nW, highlighting its viability for battery-operated IoT devices.^[47]

Other Loop Filter Designs

In delta-sigma modulators, loop filters beyond basic integrators enable optimized noise shaping by tailoring the noise transfer function (NTF) to specific performance requirements, such as enhanced stability or targeted frequency selectivity.^[48] Infinite impulse response (IIR) filters are commonly employed in loop designs to achieve higher-order noise shaping with fewer components compared to finite impulse response (FIR) alternatives, particularly in oversampled systems where recursive structures efficiently suppress in-band quantization noise.^[49] These IIR configurations, often realized as cascaded biquads, provide sharp roll-off in the NTF while maintaining low computational overhead in digital implementations.^[50] FIR compensators complement IIR loop filters by addressing phase distortions or excess loop delay, improving overall modulator linearity without introducing instability risks inherent to recursive paths.^[51] In hybrid designs, FIR sections pre-distort the input signal to counteract non-idealities in the analog loop, resulting in better signal-to-noise ratio (SNR) for wideband applications.^[52] For NTF synthesis, classical filter prototypes like Chebyshev or Butterworth responses are adapted to shape out-of-band noise more aggressively than simple Butterworth low-pass forms, offering steeper transitions and reduced peak NTF gain for enhanced stability margins.^[53] Chebyshev designs, with equiripple stopbands, provide superior out-of-band rejection in higher-order modulators, minimizing sensitivity to component variations such as capacitor mismatches in switched-capacitor realizations.^[54] Butterworth approximations, conversely, yield maximally flat passbands, which are beneficial for preserving signal integrity in low-distortion scenarios.^[55] In bandpass delta-sigma modulators for intermediate frequency (IF) sampling, resonator-based loop filters utilize second-order sections tuned to the center frequency, enabling direct digitization of narrowband RF signals with minimal anti-aliasing requirements.^[56] These structures, often implemented with LC tanks or active-RC integrators forming complex poles, concentrate noise shaping around the passband, achieving dynamic ranges exceeding 80 dB in IF applications up to several hundred MHz.^[57] Bulk acoustic wave (BAW) or surface acoustic wave (SAW) resonators enhance Q-factor selectivity, reducing power consumption in subsampling architectures.^[58] Multi-stage noise shaping (MASH) architectures cascade multiple low-order modulators, where quantization noise from preceding stages is estimated and subtracted digitally in subsequent stages, effectively canceling in-band noise while inheriting higher-order shaping without the stability issues of single-loop high-order designs.^[59] This approach improves robustness to analog non-idealities like finite op-amp gain, with digital cancellation filters ensuring precise noise subtraction after decimation.^[60] For instance, a 2-1 MASH configuration can achieve 108 dB SNDR in audio-band applications by combining a first-stage second-order modulator with a subsequent stage.^[61] A practical example is the second-order modulator augmented with a feedforward path, which bypasses the first integrator to limit internal signal swing and stabilize the loop against overload, reducing integrator output peaks by up to 50% while preserving NTF shape.^[62] This topology enhances out-of-band noise attenuation and desensitizes performance to DAC nonlinearities, making it suitable for continuous-time implementations.^[63] Overall, these designs collectively boost out-of-band rejection and mitigate non-idealities, extending delta-sigma applicability to demanding high-resolution scenarios.^[64]

Implementations

Analog-to-Digital Conversion

Delta-sigma modulation serves as the core mechanism in many high-resolution analog-to-digital converters (ADCs), where an oversampled delta-sigma modulator produces a 1-bit digital bitstream at a rate significantly higher than the Nyquist frequency, followed by a digital low-pass filter and decimator to yield a multi-bit output sampled at the signal bandwidth.^[65] This structure enables effective quantization noise management through oversampling and feedback, allowing resolutions exceeding 16 bits in applications like audio and instrumentation without demanding ultra-precise analog circuitry.^[12] A basic first-order delta-sigma ADC circuit comprises a switched-capacitor integrator to accumulate the error between the input signal and feedback, a comparator acting as a 1-bit quantizer to threshold the integrated voltage, a D-flip-flop to sample and latch the quantizer output on the clock edge, and a simple 1-bit feedback DAC—often a resistor or switched capacitor network—to subtract the digital decision from the analog input.^[66] Higher-order modulators extend this by cascading multiple integrators with appropriate feedback coefficients to enhance noise shaping, while maintaining the same quantizer and sampler elements.^[12] During operation, the analog input is differenced with the DAC feedback at the integrator input, resulting in a discrete-time 1-bit output stream whose pulse density directly corresponds to the input amplitude; the loop continuously adjusts the feedback to keep the integrator output near zero, thereby encoding the signal in the bitstream statistics.^[66] This high-rate bitstream, as referenced in the fundamental block diagram, then undergoes decimation after low-pass filtering to convert it into a lower-rate, higher-bit-width digital representation at the Nyquist rate, exploiting the noise shaping to concentrate quantization errors outside the signal band.^[65] For example, a third-order delta-sigma modulator with an oversampling ratio (OSR) of 64 can realize a 16-bit audio ADC suitable for applications like digital audio recording, where the modulator operates at approximately 2.8 MHz for a 44.1 kHz bandwidth to deliver the necessary dynamic range.^[1] Demodulation in such systems typically uses a digital finite impulse response (FIR) filter, often a multi-stage sinc design, to attenuate the high-frequency shaped noise while extracting the low-frequency signal content and enabling efficient decimation by integer factors like 64.

Digital-to-Analog Conversion

In delta-sigma digital-to-analog converters (DACs), the architecture typically comprises three main components: a digital interpolation filter, a delta-sigma modulator, and an analog low-pass filter. The interpolation filter increases the sampling rate of the input digital signal, while the delta-sigma modulator generates a high-rate, 1-bit pulse-density modulated (PDM) stream by applying noise shaping to push quantization noise to higher frequencies outside the signal band. The analog low-pass filter then reconstructs the smooth analog output by attenuating the out-of-band noise and imaging artifacts.^[7] The conversion process begins with upsampling the multi-bit input signal using the digital interpolation filter, which inserts zeros between samples and applies low-pass filtering to suppress imaging. This oversampled signal is then fed into the delta-sigma modulator, which employs feedback to shape the quantization noise spectrum, producing a 1-bit digital stream where the pulse density represents the signal amplitude. The 1-bit stream is converted to an analog waveform via a simple switched analog circuit, such as a current-steering or capacitor-based DAC, and passed through the analog low-pass filter to recover the baseband signal with minimal distortion.^[67]^[68] A key advantage of this approach is the relaxation of requirements on the analog reconstruction filter, as noise shaping confines most quantization noise to frequencies well above the signal band, allowing the filter to have a less sharp transition band and lower order compared to traditional Nyquist-rate DACs. This simplifies analog circuit design, reduces power consumption, and improves linearity, particularly in integrated circuits.^[69]^[3] For example, in high-fidelity audio DACs, multi-stage noise shaping (MASH) topologies—cascading multiple first- or second-order modulators—can achieve signal-to-noise ratios (SNR) exceeding 100 dB within the 20 Hz to 20 kHz audio band, enabling 24-bit resolution at oversampling ratios of 64 or higher.^[70]^[71] Delta-sigma modulation also finds use in digital-to-digital variants within digital signal processing (DSP) systems, where a fully digital modulator converts multi-bit signals to oversampled 1-bit streams for efficient transmission or further processing, such as in all-digital audio pipelines or FPGA-based implementations.^[69]^[72]

Decimation and Interpolation

In delta-sigma analog-to-digital converters (ADCs), decimation is a critical post-modulation process that reduces the high sampling rate output of the modulator to the Nyquist rate while suppressing high-frequency quantization noise shaped outside the signal band. This downsampling is typically achieved using digital filters such as sinc filters or cascaded integrator-comb (CIC) filters, which provide low-complexity anti-aliasing and noise attenuation suitable for oversampled signals. Sinc filters, based on the sinc function, effectively attenuate frequencies above the desired bandwidth, preventing aliasing upon decimation. CIC filters, a type of moving-average filter, are particularly efficient for high oversampling ratios due to their multiplier-free structure, consisting of integrator and comb stages that perform both filtering and decimation.^[73]^[74]^[75] The transfer function of a CIC filter for decimation by factor R (the oversampling ratio, OSR) and L stages is given by

H(z) = \left( \frac{1 - z^{-R}}{R(1 - z^{-1})} \right)^L,

where the integrators precede the decimator and the combs follow, ensuring sharp roll-off at multiples of the output sampling rate while passing the baseband signal. This design minimizes computational overhead in hardware implementations, as coefficients are limited to powers of 2, avoiding floating-point multiplications. For higher-order delta-sigma modulators, which produce even more pronounced high-frequency noise, multi-stage decimation schemes are employed, with initial CIC stages handling coarse downsampling followed by finer FIR or half-band filters to optimize overall computation and reduce passband droop.^[75]^[76] In delta-sigma digital-to-analog converters (DACs), interpolation upsamples the low-rate input signal to match the modulator's high sampling rate, preventing spectral images from distorting the analog output. This process begins with zero-order hold upsampling, which inserts zeros between samples to increase the rate, followed by a low-pass digital filter to smooth the signal and suppress imaging artifacts caused by the abrupt transitions. The low-pass filter, often a sinc-based or FIR design, attenuates replicas of the baseband signal centered at multiples of the input sampling rate, ensuring clean reconstruction after the analog low-pass stage.^[77]^[78] To enhance efficiency in both decimation and interpolation, multi-rate techniques such as polyphase filter structures decompose the processing into parallel branches operating at reduced rates, avoiding unnecessary computations on discarded samples. In decimation, polyphase CIC implementations partition the comb sections across the decimation factor, reducing the filter's operating rate and power consumption in sigma-delta ADCs. Similarly, for interpolation, polyphase decompositions enable upsampling with minimal delay and resource usage, making them ideal for real-time audio or communication systems. These methods exploit the noble identity in multirate signal processing to interchange filtering and rate conversion, achieving significant savings in hardware area and latency.^[79]^[80]

Applications

Traditional Uses

Delta-sigma modulation has been a cornerstone in audio analog-to-digital converters (ADCs) and digital-to-analog converters (DACs), enabling high-fidelity signal processing in compact disc (CD) players and digital audio tape (DAT) systems with resolutions of 16 to 18 bits over bandwidths of 20 to 24 kHz.^[7] These converters achieve dynamic ranges exceeding 100 dB, such as 106 dB (equivalent to 17.6 bits) using fourth-order modulators at oversampling ratios of 128, supporting standard CD audio specifications of 16-bit resolution at 44.1 kHz sampling.^[7] In consumer electronics, delta-sigma DACs like the Cirrus Logic CS4398 provide 120 dB dynamic range for stereo audio playback in portable devices and home systems, facilitating 24-bit/96 kHz high-resolution formats in microphones and amplifiers.^[81] In instrumentation, delta-sigma ADCs excel in precision measurement applications, including multimeters, temperature sensors, and strain gauges, where they deliver 16- to 24-bit resolution for detecting subtle signal variations in industrial and scientific settings.^[82] For example, the Analog Devices AD7768, an 8-channel 24-bit sigma-delta ADC, is employed in seismic data acquisition systems for energy exploration, offering low noise of 1.76 µV rms at 1 kSPS output data rate and total harmonic distortion below -120 dB.^[83] These devices integrate seamlessly with resistive bridge sensors and thermocouples, providing high linearity and signal integrity without extensive analog preconditioning.^[82] Early applications in wireless communications utilized delta-sigma modulators for baseband processing in GSM and EGSM mobile phones, where a 5 mW modulator achieves 84 dB dynamic range over a 180 kHz bandwidth to handle voice and data signals efficiently.^[84] This architecture supports the stringent linearity requirements of second-generation cellular standards while maintaining low power consumption in handset designs.^[84] The primary benefits of delta-sigma modulation in these traditional uses include low cost through simplified analog circuitry—relying on a single-bit quantizer and inexpensive digital filtering—and high dynamic range up to 110 dB, achieved via oversampling and noise shaping without needing precision analog components like high-order anti-aliasing filters.^[85]^[12] This enables robust performance in cost-sensitive consumer and industrial products, with effective number of bits often exceeding 20 in audio and instrumentation contexts.^[12]

Modern Applications

In recent years, delta-sigma modulation has found significant application in low-power analog-to-digital converters (ADCs) for Internet of Things (IoT) devices and wearable health monitors, particularly in biomedical sensing where energy efficiency is paramount. A 2025 study demonstrated a second-order sigma-delta ADC consuming just 498 µW, achieving 84.8 dB signal-to-noise ratio (SNR) and 14-bit resolution over a 5 kHz bandwidth, optimized for acquiring electrocardiogram (ECG), electroencephalogram (EEG), and photoplethysmography (PPG) signals in wearable and implantable systems. This design leverages hybrid operational amplifiers and counter-based integrators to reduce power by up to 44% in the modulator core, enabling prolonged battery life in portable diagnostics and remote health monitoring without compromising accuracy.^[4] In 5G and emerging 6G communications, wideband delta-sigma modulators support millimeter-wave (mmWave) beamforming in distributed multiple-input multiple-output (D-MIMO) systems, facilitating high-capacity wireless networks. A 2024 implementation using sigma-delta-over-fiber technology distributed coherent signals to remote radio heads, achieving 748 MHz bandwidth for multi-user mmWave transmission over short-range areas, with full phase coherence essential for adaptive beamforming and spatial multiplexing. This approach addresses the challenges of fronthaul latency and synchronization in dense urban deployments, enabling scalable antenna arrays for beyond-5G infrastructure.^[86] Delta-sigma modulation enhances power electronics in matrix converters for electric motor drives, improving efficiency and control in industrial and renewable energy systems. A 2025 method applied improved delta-sigma modulation to indirect matrix converters, delivering superior output waveforms with reduced harmonic distortion and precise regulation of motor speed and torque across multiple loads. This technique minimizes switching losses and electromagnetic interference, supporting high-reliability industrial motor drives.^[87]^[88] In the automotive sector, delta-sigma modulators are integral to electric vehicle (EV) battery management systems (BMS) and advanced sensor processing. A second-order feed-forward delta-sigma modulator designed in 2025 for BMS DC voltage measurement provides high-resolution monitoring with low power, ensuring accurate state-of-charge estimation and fault detection in high-voltage packs to enhance safety and range. Similarly, continuous-time delta-sigma ADCs integrated into battery measurement circuits in 2024 achieve 15.97 µW power consumption, supporting real-time cell balancing and thermal management in EVs. For LiDAR signal processing, delta-sigma techniques enable high-fidelity digitization of return pulses in automotive perception systems, contributing to robust object detection amid noise in autonomous driving environments, as part of broader isolated modulator adoption in vehicle electronics.^[89]^[90]^[91] Market trends indicate strong growth for isolated delta-sigma modulators in industrial automation, projected to expand from USD 1.42 billion in 2024 to USD 2.87 billion by 2033 at a compound annual growth rate (CAGR) of 8.3%, driven by demands for precise sensor interfaces in smart factories and process control. This surge reflects the technology's role in enabling noise-immune, high-resolution data acquisition in harsh environments, with automotive and power sectors accounting for significant shares.^[92]

Relationship to Delta Modulation

Delta modulation represents a foundational technique in digital signal processing, functioning as a simple 1-bit differential pulse-code modulation (DPCM) scheme that quantizes the difference (delta) between successive samples of an input signal using a basic differentiator at the encoder and an integrator at the decoder. This approach transmits only the sign of the difference via a 1-bit code, aiming to reduce bandwidth compared to full pulse-code modulation, but it lacks an integrator in the forward path, leading to inherent limitations. Specifically, delta modulation is prone to slope overload distortion, which occurs when the input signal changes too rapidly for the fixed step size to track, and granular noise, which arises during periods of slow signal variation, resulting in inefficient idle channel behavior. These issues stem from the absence of error accumulation control, causing quantization errors to propagate without bound in the reconstructed signal.^[1] Delta-sigma modulation evolved as an integrated refinement of delta modulation, incorporating an accumulator (sigma) in the feedback loop before the quantizer to integrate the input signal and the quantized feedback, thereby bounding the quantization error and facilitating noise shaping. In this architecture, the delta operation is effectively performed on the integrated error, transforming the modulator into a system that shapes quantization noise away from the signal band through oversampling. This addition of the sigma element addresses the unbounded error growth in basic delta modulation by ensuring that low-frequency components are preserved with higher fidelity, as the integrator prevents error runaway and enables the push of noise to higher frequencies for subsequent filtering. The result is a more robust 1-bit modulator capable of achieving effective resolutions far beyond the single bit, particularly for bandlimited signals.^[1]^[93] A key distinction lies in their handling of low-frequency signals: while delta modulation struggles with unbounded error accumulation and requires precise step-size adaptation to mitigate overload, delta-sigma modulation excels in such scenarios by leveraging the integrator to maintain stability and suppress in-band noise without similar growth in reconstruction errors. Historically, delta modulation, first patented in 1946 by Deloraine et al., served as the precursor, with sigma-delta concepts emerging in Cutler's 1954 patent introducing oversampling and noise shaping principles, and further refined in Inose, Yasuda, and Murakami's 1962 paper, which explicitly termed the integrated approach as delta-sigma modulation for improved performance in oversampled systems. In terms of output representation, a 1-bit delta-sigma modulator produces an advanced pulse-density modulated signal, where pulse density correlates with signal amplitude through noise-shaped feedback, contrasting with the simpler pulse-code output of basic delta modulation that directly encodes sample differences without such spectral control.^[1]^[17]^[93]

Naming Conventions

The nomenclature for this modulation technique has historically varied, reflecting differences in emphasis on the order of operations within the modulator. The original term "delta-sigma" was coined to describe the sequence of a delta operation—representing the subtraction or error feedback between the input signal and the feedback path—followed by a sigma operation, denoting integration or accumulation. This naming aligns with the causal signal flow in the foundational architecture, where differencing precedes summation.^[93] In contrast, "sigma-delta" emerged as an alternative, particularly in early American literature, by reversing the order to highlight the integrator as the primary functional element before the differencing stage in certain block diagrams. This convention gained traction at Bell Laboratories shortly after the initial invention, where engineers adapted the terminology to fit precedents in naming extensions of delta modulation, placing descriptive adjectives before "delta." Despite the reversal, both terms refer to identical underlying principles and architectures, with no functional or performance differences.^[20] The technique was first introduced as "Δ-Σ modulation" in a 1962 paper by Japanese researchers H. Inose, Y. Yasuda, and J. Murakami, establishing "delta-sigma" as the inaugural nomenclature in the literature. Subsequent U.S. developments, including work at Bell Labs in the 1960s and 1970s, popularized "sigma-delta," leading to its dominance in many textbooks and industry applications today. Other synonymous terms include ΔΣ modulation and oversampled pulse-code modulation (PCM), the latter emphasizing the technique's reliance on high sampling rates beyond the Nyquist frequency to shape quantization noise. Usage conventions continue to vary by context and author preference, though "sigma-delta" prevails in much contemporary engineering discourse.^[93]^[20]

References

[1]
None
### Summary of Sigma-Delta ADC Fundamentals from MT-022.pdf
[2]
[PDF] INTRODUCTION TO DELTA-SIGMA ADCS
Delta-Sigma ADCs (ΔΣ) use coarse quantization, filtering, feedback, and oversampling. They spectrally separate quantization error from the signal through noise ...
[3]
[PDF] How delta-sigma ADCs work, Part 1 (Rev. A) - Texas Instruments
Delta-sigma ADCs use an oversampling modulator and a digital filter. The modulator digitizes the input, and the filter converts it to a high-resolution output.
[4]
Fundamentals of Sigma-Delta ADCs
IFA amplifies mixer output signal operating at 75 Mhz. • Sigma-Delta ADC converts 75 MHz IFA output to 37.5 MHz digital words. Page 21 ...
[5]
[PDF] An Overview of Sigma-Delta Converters
Sigma-delta converters use noise shaping and oversampling to achieve high resolution with a 1-bit ADC, converting analog signals to digital.<|control11|><|separator|>
[6]
[PDF] UNDERSTANDING SIGMA–DELTA MODULATION: The Solved and ...
In this tutorial we have discussed methods of operation, design, and use of sigma–delta modulators. Although we considered the design of a sigma–delta modulator ...
[7]
https://hajim.rochester.edu/ece/sites/zduan/teaching/ece472/reading/Aziz_1996.pdf
[8]
[PDF] The Delta-Sigma Modulator
Jun 21, 2016 · Delta-Sigma modulators are a class of oversampling analog-to-digital converters that perform. “quantization noise shaping,” thus achieving a.
[9]
[PDF] Oversampling Delta-Sigma Data Converters
Oversampling Delta-Sigma Data Converters are related to analog-to-digital and digital-to-analog converters, and oversampling methods for AID and DIA conversion.
[10]
Sigma-Delta ADCs Tutorial - Analog Devices
Jan 31, 2003 · If we apply a digital filter to the noise-shaped delta-sigma modulator, it removes more noise than does simple oversampling (Figure 6). This ...
[11]
[PDF] Increasing the Dynamic Range and SNR of Audio ADC With ...
(3). The preceding equation shows that SNR improves by 3 dB per octave. So, if OSR = 2, then the SNR improves by 3 dB; if OSR = 4, the SNR improves by 6 dB.
[12]
https://www.analog.com/en/resources/technical-articles/sigmadelta-adcs-tutorial.html
[13]
De Jager, F. (1952) Delta Modulation, a Method of PCM ... - Scirp.org.
In this work, we propose and analyze a lossy image compression method based on the singular value decomposition using an optimal choice of eigenvalues and an ...Missing: origins 1940s differential<|control11|><|separator|>
[14]
[PDF] A Short History of Circuits and Systems - IEEE CAS
It was proposed in 1952 by de Jager [1], and in a different form in 1954 ... de Jager, “Delta modulation - a method of PCM transmission using the one unit.
[15]
US2927962A - Transmission systems employing quantization
The invention will be understood more fully from the following more detailed description taken in conjunction with the accompanying drawings in which: Fig. 1 ...
[16]
[PDF] MT-022: ADC Architectures III, Sigma-Delta ADC Basics
A sigma-delta (Σ-Δ) ADC is a converter for audio and high-resolution applications, using a highly digital architecture. MT-022 covers its history and concepts.
[17]
[PDF] Sigma-Delta (Σ-∆) or Delta-Sigma - BME-HIT
The seminal paper on this subject was published in 1962. (Reference), and its authors chose the name "delta sigma modulation," since it was based on delta.
[18]
A unity bit coding method by negative feedback - Semantic Scholar
A unity bit coding method by negative feedback · H. Inose, Y. Yasuda · Published 1 November 1963 · Engineering, Computer Science.
[19]
[PDF] CHAPTER 6: CONVERTERS - Analog Devices
techniques called delta modulation and differential PCM. (An excellent ... de Jager, “Delta Modulation: A Method of PCM Transmission Using the One Unit ...
[20]
http://www.hit.bme.hu/~papay/edu/Conv/pdf/DSorSD.pdf
[21]
[PDF] MT-023 Tutorial, ADC Architectures IV - Analog Devices
This tutorial covers advanced concepts of Sigma-Delta ADCs, including idle tones, multi-bit, MASH, bandpass, and applications.
[22]
History of Analog-to-Digital Converters (ADCs) - Dewesoft
May 3, 2023 · By the 1960s ADCs were no longer invented for a specific application, but they were offered as commercial, off-the-shelf (COTS) products by ...
[23]
[PDF] ANALOG-DIGITAL CONVERSION - 1. Data Converter History
Although the basic Σ-∆ ADC architecture had been well known since the 1950s and. 1960s, the first actual commercial offering of a monolithic Σ-∆ ADC was in 1988 ...
[24]
Delta Sigma Modulator Market Size, Share, Trends & Forecast
Rating 5.0 (50) Delta Sigma Modulator Market size was valued at $ 120 Mn in 2024 & is projected to reach $ 222.11 Mn by 2032, growing at a CAGR of 8% from 2026-2032.
[25]
Delta sigma adc Market analysis & forecast 2035 - WiseGuy Reports
Sep 4, 2025 · The Global Delta Sigma ADC Market is projected to witness a robust growth with a CAGR of 7.1% from 2025 to 2035, driven by the increasing demand ...
[26]
Understanding Delta‐Sigma Data Converters - Wiley Online Library
Mar 24, 2017 · This new edition introduces operation and design techniques for Sigma-Delta converters in physical and conceptual terms.
[27]
[PDF] High-Performance Delta-Sigma Analog-to-Digital Converters
For their important contributions to this work, I wish to thank Dr. Xuesheng Wang, Robert Batten, Dr. Péter Kiss, Dr.
[28]
Noise transfer function design for delta-sigma modulators using the ...
An efficient noise transfer function (NTF) is central to the design of a delta-sigma modulator (DSM). A popular method for designing an NTF is based on the ...
[29]
[PDF] Stable high-order delta-sigma DACs
For high-order loops. (i.e., larger than one) it is possible to gain more performance by moving out the zeros of the NTF from DC, and arranging them in the ...Missing: Weg 1970s
[30]
[PDF] DESIGN OF FIRST ORDER AND SECOND ORDER SIGMA DELTA ...
In this paper, a first Order and Second order. Sigma-Delta ADC is designed which accepts an input signal of frequency 1 KHz, an OSR of128, and 256. KHz sampling ...Missing: seminal | Show results with:seminal
[31]
Design of low power energy efficient sigma-delta ADC for ... - Nature
Oct 16, 2025 · The study highlights the practical effectiveness of Σ - Δ ADCs in addressing the energy constraints of biomedical IoT applications, while laying ...Missing: predistortion | Show results with:predistortion
[32]
[PDF] Understanding Delta-Sigma Data Converters
Delta-Sigma converters use Delta-Sigma modulation, and are used as digital-to-analog converters.Missing: tutorial | Show results with:tutorial
[33]
[PDF] Signals From Noise
Table 1: SNR And ENOB As Function Of Modulator Order And OSR. Note that for a doubling of the OSR (halving of the cutoff frequency), the resolution increases ...
[34]
Approximation Formula for Easy Calculation of Signal-to-Noise ...
Aug 10, 2025 · An approximate formula for calculation of signal-to-noise ratio of an arbitrary sigma-delta modulator (SDM) has been proposed.
[35]
A High Performance Sigma-Delta ADC for Audio Decoder Chip
Aug 6, 2025 · According to simulation, Signal to Noise Ratio (SNR) is 123.1dB and Effective Number of Bits (ENOB) is 20.15bits.Missing: formula | Show results with:formula
[36]
[PDF] A Multi-bit Delta-Sigma Modulator with a Passband Tunable from ...
More importantly, however, modulators with a multi-bit quantizer enjoy more significant indirect benefits due to the smaller quantization noise and improved ...<|separator|>
[37]
[PDF] A New DAC Mismatch Shaping Technique for Sigma–Delta ...
Dec 15, 2010 · The new technique shapes DAC mismatches like quantization noise, enabling low oversampling, high-resolution, and compact logic, with reduced ...
[38]
https://scholarworks.boisestate.edu/cgi/viewcontent.cgi?article=1203&context=electrical_facpubs
[39]
https://cje.ejournal.org.cn/article/doi/10.23919/cje.2024.00.131
[40]
[PDF] Multi-Bit Continuous-Time Delta-Sigma Modulator for Audio ...
Apr 20, 2012 · More specifically, a CT-스Σ modulator [4] [5] is preferred due to the advantages like low power consumption, inherent anti- aliasing, fixed ...Missing: challenges seminal
[41]
A 25 kHz-BW 98.6 dB-SNR Multi-Bit Delta-Sigma Modulator with ...
This paper presents a high-precision Delta-Sigma Modulator (DSM) for audio applications. The modulator is implemented by cascade of integrators with ...
[42]
(PDF) Asynchronous Delta Sigma Modulation - ResearchGate
Aug 1, 2016 · The ASDM is a nonlinear system that translates a continuous-time signal input into a square wave by a joint frequency and the duty cycle modulation.
[43]
A neuromorphic physiological signal processing system based on ...
Jun 21, 2023 · The asynchronous spike encoder based on memristor was inspired by LC-ADC and delta modulator circuits, wherein spikes from each channel mark the ...
[44]
A 0.3-V Current-Mode Asynchronous Delta-Sigma Modulator for ...
Oct 19, 2025 · This work presents an ultralow-voltage and ultralow-power current-mode delta-sigma modulator designed for biomedical applications.Missing: advances neuromorphic IoT 2023-2025
[45]
Design of resolution/power controllable Asynchronous Sigma-Delta ...
Oct 7, 2016 · The key advantages of asynchronous modulators are: no clock jitter, minimum analog circuits, noise shaping property, and minimum power ...Missing: aliasing | Show results with:aliasing
[46]
A Low-Power Complementary Metal-Oxide-Semiconductor Receiver ...
This paper presents a low-power CMOS receiver with a complex continuous-time delta–sigma ADC designed for IoT applications in the 2.4 GHz band.
[47]
[PDF] A Continuous-time Asynchronous Sigma Delta Analog to Digital ...
This chapter presents the circuit design technique for the asynchronous sigma delta ADC, according to the system design simulation result of Chapter 3. All ...
[48]
(PDF) A 78-MHz BW Continuous-Time Sigma-Delta ADC with ...
Aug 9, 2025 · This article presents a high speed third-order continuous-time (CT) sigma-delta analog-to-digital converter (SDADC) based on voltage-controlled ...
[49]
https://www.eecg.utoronto.ca/~johns/nobots/papers/pdf/1993_lewis.pdf
[50]
Loop-Filter Design and Analysis for Delta-Sigma Modulators and ...
Jun 4, 2018 · This paper presents a method for generalized loop-filter synthesis that can implement a chosen NTF and STF independent of internal loop-filter structure or ...
[51]
[PDF] Design and analysis of delta-sigma based IIR filters
So far in this paper, we have modelled AΣ modulators as single delay stages plus shaped quantization noise and then used linear theory for both design and ...
[52]
[PDF] Sigma-delta based IIR filters - University of Toronto
This IIR approach should result in smaller VLSI implementations than their FIR counterparts in applications where the oversampling ratio is high and a low-order ...Missing: compensators | Show results with:compensators
[53]
[PDF] Benefits of Integrated FIR and IIR Filters in Delta-Sigma ADCs
Easier Filter Implementation: After the filter coefficients are designed, the coefficients can be directly programmed to the device using SPI communication.Missing: alternative Chebyshev
[54]
Loop-Filter Design and Analysis for Delta-Sigma Modulators and ...
This paper presents a method for generalized loop-filter synthesis that can implement a chosen NTF and STF independent of internal loop- filter structure or ...Missing: alternative | Show results with:alternative
[55]
Improved design of noise transfer functions with monotonic ...
Jan 31, 2020 · Improved design of noise transfer functions with monotonic passband response for Delta-Sigma modulators ... filters with Chebyshev stopband ...
[56]
[PDF] Design, Analysis and Evaluation of Bandpass Sigma-Delta Modulators
alternatives such as Butterworth or Chebyshev 2 filters, whose zeros ... Table 4.6 Loop & Feedback Filter Coefficients for the Allpass IIR FD Approach for.
[57]
[PDF] CHAPTER 8 ANALOG FILTERS
For all-pole filters, the Chebyshev filter gives the best amplitude discrimination, followed by the Butterworth and then the Bessel. Page 24. BASIC LINEAR ...Missing: IIR | Show results with:IIR
[58]
Electromechanical resonator based bandpass sigma-delta ...
In this paper, an alternative approach is introduced. Bandpass sigma-delta modulators employing electromechanical resonators as loop filter are described. As a ...Missing: seminal delta
[59]
[PDF] Design of Bandpass Delta-Sigma Modulators - CMOSedu.com
Abstract –Implementation of analog-to-digital converters in the IF stage of a communication receiver can employ bandpass delta-sigma modulation. (BPDSM).
[60]
[PDF] A BAW Resonator Based RF Subsampling Band Pass ΣΔ Modulator
Abstract—A new design technique of RF subsampling continuous time bandpass sigma delta modulator is presented in this paper. The modulator employs a Bulk ...
[61]
https://ieeexplore.ieee.org/document/8596380
[62]
(PDF) Multi Stage Noise Shaping Sigma-delta Modulator (MASH) for ...
Aug 6, 2025 · This paper presents a comparative study of two 4th order electromechanical sigma-delta modulators for a micromachined, capacitive accelerometer: ...
[63]
https://kobaweb.ei.st.gunma-u.ac.jp/news/pdf/038a-3218.pdf
[64]
(PDF) Feed-forward path and gain-scaling - a swing and distortion ...
This paper proposed a two second-order sigma-delta modulator schemes for reducing the swing at the output of the first and the second integrators.
[65]
[PDF] Second-Order ∆ΣAD Modulator with Novel Feedforward Architecture
Abstract—This paper proposes novel feedforward architec- ture of a second-order ∆ΣAD modulator with single DAC- feedback topology. ∆ΣAD modulator realizes ...
[66]
[PDF] Full-FeedforwardK-Delta-1-Sigma Modulator - CMOSedu.com
The coefficients can be chosen to achieve best performance and maintain loop stability [11]. Figure 8 Block diagram of second-order full-feedforward structure.
[67]
Using Sigma-Delta Converters, Part 1 - Analog Devices
As the block diagram shows, a basic sigma-delta A/D converter consists of an oversampling modulator, followed by a digital filter and a decimator. The modulator ...Missing: pass | Show results with:pass
[68]
Activity: Delta - Sigma Modulator - Analog Devices Wiki
Jan 9, 2021 · A simple continuous time first order delta sigma modulator block diagram is shown here: Figure 1 Delta-Sigma modulator block diagram. The ...
[69]
[PDF] 16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC AD7723 | Data Sheets
The AD7723 provides 16-bit performance for input bandwidths up to 460 kHz at an output word rate up to 1.2 MHz. The sample rate, filter corner frequencies, and ...
[70]
[PDF] Sigma-Delta Modulators for Analog-to-Digital & Digital-to-Analog ...
This topology is introduced to minimize the In-band quantization noise by optimizing the coefficients of zeros of the NTF by the use of cascaded resonators with ...
[71]
[PDF] Designing and Evaluating a Delta-Sigma DAC for Hi-Fi Audio
This thesis describes the design of a digital-to-analog converter using a Delta-. Sigma modulator. The converter's purpose is to be used for Hi-Fi audio.
[72]
[PDF] Section 14: Sigma-Delta ADCs and DACs - Analog Devices
Sigma-delta converters use a low-resolution ADC at high sampling rates, oversampling, noise shaping, digital filtering, and decimation to increase effective ...
[73]
[PDF] 24-Bit, 96-kHz Sampling, Enhanced Multilevel, Delta-Sigma, Audio ...
Delta-sigma DACs use noise-shaping techniques to improve in-band signal-to-noise ratio (SNR) performance at the expense of generating increased out-of-band ...
[74]
[PDF] The Implementation of Delta-Sigma Modulation in Digital-to- Analog ...
As the result of the project, using two-stage noise shaping and. 16 times oversampling, the SNR can reach about 100dB in theory. But we did not get a chance to ...
[75]
sigma delta modulator for DAC - Signal Processing Stack Exchange
Jun 23, 2023 · I will show the comparison of a first order Sigma Delta DAC and first order Sigma Delta ADC and then use the ADC to further detail the operation for sigma ...How would sigma-delta modulation work in software?Remove noise introduced while converting a Delta-Sigma ...More results from dsp.stackexchange.com
[76]
[PDF] Digital Filter Types in Delta-Sigma ADCs (Rev. A) - Texas Instruments
The digital filters in delta-sigma ADCs serve another function – decimation. These filters decimate data which is output from the modulator at fMOD by a factor ...
[77]
[PDF] Exploring Decimation Filters - High Frequency Electronics
The main idea of this work is to recognize the requirement of CIC filters that follow delta-sigma modulators as a part of delta-sigma data converters. The ...<|control11|><|separator|>
[78]
A Beginner's Guide To Cascaded Integrator-Comb (CIC) Filters
Mar 26, 2020 · CIC filters are well-suited for anti-aliasing filtering prior to decimation (sample rate reduction), as shown in Figure 1(a); and for anti- ...
[79]
[PDF] Design and Optimization of Decimation Filters for Sigma-Delta ADCs
Delta ADCs, since the non-optimal sizing of the CIC filter can significantly degrade the performance of the decimation filter and increase the silicon area.
[80]
[PDF] Sigma-Delta ADCs and DACs Application Note (AN-283)
This digital filter performs the same modulator function as in the ADC, where the input signal is effectively lowpass filtered, and the quantization noise is ...
[81]
Model a Sigma-Delta DAC Plus RC Filter - Neil Robertson
Mar 16, 2024 · A Sigma-Delta DAC with RC filter uses a one-pole RC lowpass filter for high sample rate signals, and a high sample rate is needed due to the ...
[82]
[PDF] Decimation and interpolation with polyphasefilters - DSPRelated.com
The polyphase filters allow first downsampling and then implementing the filters at the lower sampling frequency. 2.1 The polyphase realization of FIR filters.
[83]
Polyphase Implementation of Non-recursive Comb Decimators for ...
The decimation filter is implemented in 130 nm CMOS process, which consumes 0.46 × 0.46 mm2 cell area. Simulation results show that when Sigma-Delta modulator ...
[84]
CS4398 | Cirrus Logic
The CS4398 is a low power, 120 dB stereo digital/analog converter (DAC) featuring digital de-emphasis, half dB step-size volume control, ATAPI channel ...
[85]
Use of a High-Resolution Delta-Sigma ADC in a Precision Measurement Application
### Summary: Use of High-Resolution Delta-Sigma ADC in Precision Measurement, Instrumentation, and Sensors
[86]
Low Noise and Low Power DAQ Solution for Seismology and ...
Alternatively, the 24-bit sigma-delta ADC AD7768-1 or 32-bit SAR ADC LTC2500-32 are suitable for very high precision and provide configurable ODR with an ...
[87]
A 5-mW sigma-delta modulator with 84-dB dynamic range for GSM ...
The /spl Sigma//spl Delta/ modulator achieves 13.5 bits of resolution over a bandwidth of 180 kHz while dissipating 5 mW from 1.8-V and 2.4-V supplies. The ...Missing: baseband | Show results with:baseband
[88]
Benefits of Delta-Sigma Analog-to-Digital Conversion
### Summary of Benefits of Delta-Sigma Analog-to-Digital Conversion
[89]
Wideband mm-wave 6 × 2 Distributed MIMO Transmitter using Sigma-Delta-over-Fiber
### Summary of Sigma-Delta Modulation in Wideband mm-Wave for 5G/6G Distributed MIMO
[90]
Delta Sigma Modulation for Indirect Matrix Converters Enhancing ...
Sep 13, 2025 · This work introduces an improved delta‐sigma modulation (ΔΣM Δ Σ M \Delta \Sigma M ) method utilized in an indirect matrix converter (IMC) ...
[91]
Delta Sigma Modulation for Indirect Matrix Converters Enhancing ...
Jul 30, 2025 · The approach guarantees superior output waveforms, less harmonic distortion, and precise motor speed and torque regulation. The study discusses ...
[92]
[PDF] A Second-order Delta-sigma Modulator for Battery ... - AURIC
Feb 1, 2025 · Abstract: This paper presents a second-order modified feed-forward (FF) delta-sigma modulator for battery man- agement system DC measurement ...
[93]
A Low-Power Continuous-Time Delta-Sigma Analogue-to-Digital ...
This paper proposes incorporating a low-power continuous-time delta-sigma analogue-to-digital converter into a battery measurement system to support deep ...
[94]
Isolated Delta-Sigma Modulators 2025-2033 Analysis
Rating 4.8 (1,980) Jul 23, 2025 · The market sees a growing demand for highly integrated, low-power solutions suitable for battery-powered and portable applications. Report ...
[95]
Isolated Delta‑Sigma Modulator Market Research Report 2033
According to our latest research, the global isolated delta-sigma modulator market size reached USD 1.42 billion in 2024, reflecting the sector's robust ...Product Type Analysis · Application Analysis · Competitor Outlook
[96]
A Telemetering System by Code Modulation - Δ- ΣModulation
Abstract: A communication system by code modulation is described which incorporates an integration process in the original delta modulation system and is ...