Fact-checked by Grok 2 weeks ago

List of microprocessors

A list of microprocessors is a comprehensive catalog of central processing units (CPUs) implemented on a single , tracing the evolution of computing hardware from the pioneering 4-bit introduced in 1971 to contemporary 64-bit and beyond multi-core designs. These devices consolidate the arithmetic, logic, control, and functions of a traditional CPU, enabling compact, efficient systems that underpin personal computers, embedded devices, smartphones, servers, and specialized applications like automotive controls and AI accelerators. The microprocessor era began with the , a 4-bit processor with 2,300 transistors designed for use in calculators by Japanese firm , followed rapidly by the 8-bit in 1972 and the more versatile in 1974, which powered the first commercially successful , the 8800. Subsequent milestones included the 16-bit in 1978, establishing the x86 architecture that became foundational for PCs, and the 32-bit Intel 80386 in 1985, which supported advanced multitasking and . Parallel developments from other manufacturers, such as Motorola's 6800 (1974) and 68000 (1979) families, influenced workstations and early Macintosh computers, while reduced instruction set computing (RISC) architectures like MIPS R2000 (1986) and (1987) emphasized simplicity and efficiency for . Major architectures dominating microprocessor lists include the complex instruction set computing (CISC)-based from and , used extensively in desktops, laptops, and servers for its and high code density; the RISC-based from , licensed to companies like and Apple for low-power applications in mobile devices, , and embedded systems; and PowerPC from , , and others, applied in gaming consoles and industrial controls. In the and , processors like the (1993) with 3.1 million transistors and DEC's Alpha 21064 (1992) pushed performance boundaries through superscalar designs and higher clock speeds, while multi-core architectures from and in the addressed demands. By the 2020s, microprocessor innovation has shifted toward heterogeneous integration, with dominating mobile and , and the open-source architecture gaining traction for customizable, royalty-free designs in embedded systems, laptops, and data centers, potentially challenging proprietary models by 2025. Driving these advances are fabrication improvements, which have increased densities per — from thousands in early chips to billions today—reducing power consumption and enabling applications in , , and autonomous vehicles, as documented in lists organized chronologically, by bit width (4-bit to 64-bit), or by manufacturer such as , , , and Infineon.

Early Microprocessors (1970s–early 1980s)

4-bit Microprocessors

The 4-bit microprocessors, introduced in the early 1970s, represented the initial wave of single-chip central processing units designed primarily for applications such as calculators and . These devices featured limited data widths of 4 bits, enabling basic arithmetic and control operations but restricting them to simple tasks rather than general-purpose . Their development marked a pivotal shift from discrete logic circuits to integrated solutions, reducing size, cost, and power requirements while paving the way for more complex processors. The , unveiled in November 1971, stands as the first commercially available microprocessor. Originally developed under contract for the Japanese company to power desktop calculators, Intel later repurchased the design rights to market it broadly. The chip was conceived by engineer Ted Hoff, with key implementation by and Stanley Mazor, who leveraged silicon-gate to integrate a complete 4-bit CPU on one die. Containing approximately 2,300 transistors, it supported a 4-bit data bus and 46 instructions, including conditional branching and jumps. Operating at a clock speed of 740 kHz, the 4004 consumed around 500 milliwatts, making it suitable for battery-powered devices. In 1974, introduced the TMS1000 series, among the earliest families tailored for low-cost embedded systems. This lineup featured a 4-bit I/O interface but employed a 16-bit internal for program storage, allowing more efficient instruction handling within a single chip that included , , and I/O ports. Notable models included the TMS1000, with 1 KB of mask-programmable and 32 bytes of , and the TMS1040 variant offering expanded options. The series gained prominence in toys and educational devices, such as the Speak & Spell, where its integrated design simplified and control functions. Rockwell International's PPS-4, announced in August 1972, provided another early 4-bit solution focused on and . The system comprised a CPU chip (RPP4), mask-programmable , and , supporting 45 instructions for tasks like data manipulation and I/O control. Designed for flexibility in small-scale applications, it emphasized robust I/O capabilities over raw processing power. These pioneering 4-bit devices operated at clock speeds ranging from approximately 200 kHz to 740 kHz and drew less than 1 watt of power, enabling their use in compact, energy-efficient systems without the need for extensive cooling. Their historical significance lies in demonstrating the viability of system-on-chip integration, which accelerated the transition from custom logic boards to programmable processors in environments.

8-bit Microprocessors

The 8-bit era, spanning the mid-1970s to early , marked a pivotal shift toward more versatile for personal, hobbyist, and industrial applications, building on the limitations of earlier 4-bit designs by enabling byte-addressable and broader instruction sets. These chips typically featured an 8-bit data bus and a 16-bit bus supporting up to of , facilitating the development of early personal computers, consoles, and control systems. Key innovations included enhanced register architectures and addressing modes that improved efficiency for , with clock speeds generally ranging from 1 to 4 MHz. The first 8-bit microprocessor was the , introduced in 1972 as an enhancement to the 4004 design. Featuring approximately 3,500 transistors and a clock speed of up to 800 kHz, it supported an 8-bit data path with a 14-bit address bus (up to 16 KB memory) and 48 instructions. Primarily used in traffic controllers and early terminals, it laid the groundwork for general-purpose 8-bit processing despite requiring multiple support chips. The , introduced in April 1974, is widely regarded as the first fully general-purpose 8-bit microprocessor, featuring an 8-bit ALU, six general-purpose registers, and support for up to 2 MHz clock speeds. It powered the landmark microcomputer, whose demonstration at the in March 1975 inspired the hobbyist computing movement and led to the formation of influential groups and companies. The 8080's emphasized interrupt handling and , making it suitable for real-time applications, though it required external support chips for clock generation and system control. Its successor, the released in July 1976, maintained binary compatibility with the 8080 while introducing enhancements such as an additional set of registers, two 16-bit index registers, and a total of 158 instructions, expanding capabilities for more complex programming. Operating at up to 4 MHz with an 8-bit data bus and 16-bit address bus for 64 KB addressing, the Z80 became ubiquitous in home computers like the Sinclair ZX Spectrum and CP/M-based systems due to its improved throughput and built-in refresh logic for dynamic RAM. Another influential design was the , launched in 1975 at a revolutionary low price of $25, which undercut competitors and democratized access to microprocessor-based computing. With 56 core instructions and clock speeds of 1 to 3 MHz, it excelled in efficiency through features like zero-page addressing, allowing single-byte operands for the first 256 bytes of to reduce code size and execution time. The 6502 powered iconic systems including the , 400/800, and , contributing to the explosive growth of the industry. Motorola's 6800, introduced in March 1974, offered a balanced architecture with two 8-bit accumulators, a 16-bit index register, and 72 instructions, running at 1 MHz and addressing 64 KB. Its successor, the 6809 unveiled in 1978, advanced this lineage with support, three 16-bit registers for indexing (including dedicated pointers), and enhanced arithmetic operations, achieving up to 2 MHz in standard variants. The 6809's orthogonal instruction set and direct page addressing improved software portability, finding use in systems like the . National Semiconductor's SC/MP (Simple Cost-effective MicroProcessor), introduced in early 1976, targeted control-oriented applications with a flexible bus architecture supporting multiple masters and clock speeds up to 1 MHz. It featured 16 programmable I/O lines and a 64-byte , emphasizing simplicity for designs over high performance. The , also released in 1976, stood out for its technology, enabling low power consumption (around 10 mW) and radiation hardness, which made it ideal for space missions. A silicon-on-sapphire variant was selected for NASA's Galileo probe due to its resilience in high-radiation environments near , where it managed command and data subsystems reliably from 1989 to 2003. With 16 registers and a unique data stream architecture, the 1802 supported up to 6.144 MHz clocks in later versions but prioritized reliability over speed.
MicroprocessorIntroduction YearClock Speed (MHz)Key FeaturesNotable Applications
1974Up to 26 registers, interrupt support
1976Up to 4158 instructions, index registers, 8080 compatibility, systems
MOS 650219751–356 instructions, zero-page addressing, low cost,
1974172 instructions, two accumulatorsEarly industrial controls
1978Up to 2Advanced indexing, 16-bit features
NSC SC/MP1976Up to 1Multi-master bus, 64-byte registersEmbedded controllers
1976Up to 6.144 (later)CMOS low power, radiation-hardGalileo probe, satellites

16-bit Microprocessors

The 16-bit era, spanning the late to mid-1980s, marked a significant advancement over 8-bit designs by enabling larger memory addressing and more complex operations suitable for minicomputers and early workstations. These processors typically featured 16-bit internal data paths, allowing for improved performance in multitasking and tasks, though many retained compatibility with 8-bit peripherals to ease adoption. Key innovations included segmented and linear memory models, which influenced software development and system architecture. The , introduced in 1978, was a pioneering 16-bit with an internal 16-bit but a 20-bit external bus supporting up to 1 MB of segmented . It operated at clock speeds up to 10 MHz and used a segment-based addressing scheme, dividing into 64 KB segments for efficient access in resource-constrained environments. Its variant, the 8088 with an 8-bit external data bus, powered the PC launched in 1981, catalyzing the revolution by standardizing and spurring widespread software ecosystems. Building on this, the arrived in 1982 as an enhanced version, integrating peripherals like controllers and timers while maintaining 16-bit internal processing and 20-bit addressing for 1 MB, with clock speeds from 6 to 10 MHz. In contrast, the , released in 1979, offered 32-bit internal registers and a linear 24-bit address bus addressing up to 16 MB, paired with a 16-bit external data bus and clock speeds of 8 to 16 MHz. It supported 56 basic instructions, emphasizing orthogonal addressing modes for simpler programming compared to segmented schemes. This design's linear addressing facilitated efficient , contributing to its adoption in systems like the Apple Macintosh (1984) and (1985), where it enabled advanced graphics and multitasking. The 68000's architecture highlighted a key distinction from the 8086: linear addressing reduced fragmentation issues inherent in segmentation, allowing more straightforward code portability. The , also launched in 1979, provided 16-bit processing with optional 32-bit addressing modes and a 23-bit address bus for up to 8 MB, but its complex instruction set and lack of led to performance bottlenecks. Intended as a successor to the popular Z80, it suffered commercial failure due to delayed availability, high complexity in implementation, and competition from simpler rivals like the 8086 and 68000. National Semiconductor's 32016, introduced in 1982, was the first commercial 32-bit microprocessor but featured a 16-bit external data bus and compatibility with 8/16-bit devices via its modular interface, addressing up to 16 MB with a 24-bit bus. It included support for the NS32081 (FPU), enabling IEEE 754-compliant operations for scientific computing. This design's emphasis on and integration positioned it for applications, though it saw limited adoption amid market dominance by x86 and 68k families. These 16-bit processors laid foundational elements for later 32-bit x86 evolutions, influencing protected-mode capabilities in subsequent designs.
MicroprocessorYearInternal WidthAddress BusMax Clock (MHz)Key Feature
Intel 8086197816-bit20-bit (1 MB segmented)10Segment-based memory for PC compatibility
Intel 80186198216-bit20-bit (1 MB)10Integrated peripherals for embedded use
Motorola 68000197932-bit registers24-bit (16 MB linear)16Orthogonal instructions for workstations
Zilog Z8000197916-bit23-bit (8 MB)6-10Complex modes but implementation challenges
NS 32016198232-bit24-bit (16 MB)10Coprocessor interface with FPU support

x86 Microprocessors

Intel

's dominance in the x86 market began with the 80286, introduced in 1982 as the iAPX 286, which added operation to enable multitasking and a 16 MB physical address space via a 24-bit address bus, operating at clock speeds from 6 to 25 MHz and powering PC/AT systems. This processor laid the foundation for advanced in x86, emphasizing compatibility with earlier 8086 designs while expanding capabilities for business and scientific applications. The 80386, launched in 1985 and known as the , was the first 32-bit x86 processor, introducing paging for management that supported up to 4 GB of addressable space, with clock speeds ranging from 12 to 40 MHz. It worked alongside the 80387 coprocessor, an external (FPU) that accelerated mathematical computations essential for engineering and graphics tasks. The 80386's innovations in protected memory and multitasking solidified x86 as the standard for personal computing, enabling operating systems like . In 1989, the 80486 () integrated the FPU directly on-chip for the variant, while the variant omitted it to reduce cost, with clock speeds scaling from 25 MHz to 100 MHz across models. It featured the first tightly pipelined x86 for overlapping and an 8 KB on-chip to minimize , boosting performance by up to 50-100% over the 80386 in integer workloads. These enhancements, including dynamic bus sizing, made the 80486 a staple in mid-1990s for multimedia and productivity. The Pentium series debuted in 1993 as the first superscalar x86 processor, executing two instructions per cycle with clock speeds from 60 to 300 MHz, and introduced branch prediction to reduce pipeline stalls. The Pentium MMX variant in 1996 added 57 multimedia instructions for accelerated video and audio processing. The Pentium Pro, released in 1995, pioneered out-of-order execution and a 256 KB L2 cache, targeting server and workstation markets with up to 20% better performance in complex workloads despite initial high cost. However, the original Pentium faced a notable setback with the 1994 FDIV bug, a floating-point division error affecting certain calculations that led to a $475 million recall and replacement program. The Core i series, introduced in 2006, evolved x86 with multi-core designs starting from Nehalem in 2008, which integrated memory controllers and supported up to 8 cores. in 2021 brought hybrid performance (P) and efficient (E) cores, integrated graphics, and clock speeds up to 5 GHz, with 12th-generation models like the Core i9-12900K featuring 16 cores (8P + 8E) for balanced power efficiency and throughput. This architecture improved multitasking by 20-30% over prior generations in benchmarks. Intel's Xeon lineup extends Core i technology for servers, with variants offering higher core counts, error correction, and TDPs up to 350 W; for example, the series targeted many-core HPC with models like the 7210 boasting 64 cores at 1.3 GHz base (1.5 GHz turbo) and 215 W TDP for tasks. Recent advancements include in 2023 and Arrow Lake in 2024, both incorporating a dedicated (NPU) for AI acceleration, delivering up to 48 in combined CPU/GPU/NPU performance to support edge AI applications. Intel abandoned its tick-tock development model in 2016, shifting to a process-architecture-optimization cadence to extend node lifespans and focus on designs.
ProcessorLaunch YearClock Speeds (MHz)Key Innovations
8028619826–25, 16 MB address space
80386198512–4032-bit architecture, paging for 4 GB , 80387 FPU support
80486198925–100Integrated FPU (DX variant), pipelining, 8 KB cache; SX without FPU
199360–300Superscalar design, branch prediction, MMX multimedia extensions
1995150–200, L2 cache integration
Core i (Nehalem to Alder Lake)2008–2021Up to 5000Multi-core, hybrid P/E cores, integrated graphics; 12th-gen up to 16 cores
Xeon (e.g., Phi 7210)Varies (2012+)1300 base (server variants up to 5300)Many-core for HPC, TDP 215 W, error correction

AMD

Advanced Micro Devices () entered the x86 market in the 1980s through second-source licensing agreements with , producing clones that often achieved higher clock speeds than their originals. The Am286, released in 1983, was a 16-bit operating at 8-20 MHz, surpassing Intel's 80286 maximum of 12.5 MHz. This was followed by the Am386 in 1991, a 32-bit design clocked at 12-40 MHz, which outperformed Intel's 33 MHz limit. The arrived in 1993 with speeds up to 120 MHz and an integrated (FPU), while the 5x86 in 1995 pushed to 150 MHz and added L1 cache. These clones allowed AMD to build manufacturing expertise and market presence in the value segment. By the mid-1990s, shifted to independent designs with the K5, its first fully in-house x86 processor launched in 1996 at 75 MHz, featuring an internal RISC core for to compete with Intel's . The K6 family, introduced in 1997 and reaching up to 550 MHz in the K6-III variant by 1999, incorporated MMX SIMD instructions and AMD's proprietary 3DNow! extension for enhanced multimedia performance, while maintaining compatibility. The K7 architecture, branded as starting in 1999, scaled to 1 GHz and introduced Slot A packaging for larger caches, establishing as a viable alternative in . The K8 architecture marked a pivotal advancement in 2003 with the server processor and desktop chip, the first x86 implementations of via the AMD64 instruction set extension, complete with an on-die for improved . These processors reached up to 2.8 GHz and influenced industry standards, as adopted the AMD64 extensions in 2004 under the branding Intel 64. In 2006, AMD acquired for $5.4 billion, integrating graphics expertise to develop accelerated processing units () that combined CPU and GPU on a single die. The Bulldozer architecture debuted in 2011 with a modular multi-core design aimed at servers and desktops, but it faced criticism for lower instructions per clock compared to competitors, limiting per-core efficiency despite high thread counts. AMD's fortunes revived with the Zen microarchitecture in 2017, launching the Ryzen processor line with up to 8 cores in a chiplet-based structure that emphasized core density and value, significantly eroding Intel's desktop market dominance by offering superior multi-threaded performance at competitive prices. Subsequent iterations advanced rapidly: Zen 2 in 2019 improved IPC by 15%; Zen 3 in 2020 unified core complexes for better single-threaded speed; Zen 4 in 2022 introduced 3D V-Cache stacking for gaming workloads; and Zen 5 in 2024 scaled to 16 cores with boost clocks up to 5.7 GHz, enhancing AI inference via dedicated engines. The chiplet approach relies on Infinity Fabric, a high-bandwidth, low-latency interconnect that links dies for scalable multi-core systems. AMD's server processors, built on architectures, have targeted enterprise workloads with massive parallelism; the generation (3rd Gen ) in 2021 offered up to 128 cores for efficiency. By 2025, 5th Gen models based on incorporate AI optimizations, including up to 17% higher for tasks and support for larger memory pools.

Cyrix and NexGen

Cyrix and NexGen emerged as notable challengers to Intel's dominance in the x86 microprocessor market during the mid-1990s, offering innovative designs that emphasized compatibility and performance at lower costs. Both companies developed processors that adhered to the x86 instruction set while introducing novel architectures to compete with Intel's Pentium line, though their efforts were ultimately curtailed by acquisitions amid intense legal and market pressures. NexGen, founded in 1992, introduced the Nx586 in 1994 as the first non-Intel x86 processor fully compatible with the Pentium's capabilities, operating at clock speeds of 50 to 75 MHz. The Nx586 employed a RISC86 microarchitecture, which translated complex x86 instructions into simpler RISC-like micro-operations for improved efficiency and superscalar execution. This design allowed it to deliver competitive performance in integer workloads while requiring proprietary chipsets and motherboards, limiting its market penetration. In 1996, AMD acquired NexGen for approximately $857 million in stock, integrating its technology to bolster AMD's own x86 development efforts. Cyrix, established in 1988, initially focused on math coprocessors before venturing into full CPUs, with its 6x86 launching in as an enhanced successor to the 486 architecture, capable of reaching up to 133 MHz. The 6x86 featured a superscalar, superpipelined design with dual integer units optimized for integer performance, which was particularly advantageous for the era's predominantly integer-based applications like office software and early games, often outperforming the in those areas despite a less advanced . In 1996, Cyrix released the MediaGX, an integrated system-on-chip for low-cost laptops and subnotebooks that combined the CPU core with graphics, video, audio, and / controllers on a single die, reducing system costs and power consumption. Cyrix continued its push with the 6x86MX in 1997, which improved capabilities through enhanced floating-point and MMX-like instructions, followed by the (also known as 6x86MII), a higher-performance variant clocked up to 180 MHz intended to rival Intel's . However, the suffered from significant heat dissipation issues at higher speeds, requiring robust cooling solutions and contributing to reliability concerns in some systems. Throughout the , Cyrix prioritized execution efficiency in its designs, enabling strong benchmark results in non-floating-point tasks but exposing weaknesses in emerging and workloads. Cyrix faced ongoing legal battles with , including multiple patent infringement lawsuits related to socket compatibility and cloning practices; for instance, Intel sued Cyrix in 1992 over 486 designs, leading to a 1994 settlement that allowed Cyrix to continue producing compatible processors for Socket 5 and Socket 7. These disputes, combined with market challenges, pushed Cyrix toward financial strain, which it averted through acquisition by in 1997 for $550 million in stock, forming a focused on embedded and low-power x86 solutions. National later sold Cyrix's microprocessor assets to in 1999 for $167 million, marking the end of Cyrix as an independent entity.

VIA Technologies and Centaur

VIA Technologies, a Taiwanese fabless semiconductor firm, expanded into x86 microprocessors through strategic acquisitions in 1999, including from and from , which provided foundational designs for low-power, compatible processors targeted at embedded systems and mobile devices. These moves built on Cyrix's heritage of affordable x86 alternatives, enabling VIA to focus on energy-efficient implementations of the x86 (ISA) to support legacy software in resource-constrained environments. The VIA C3 series, launched in 1999, introduced the core on a 0.18-micron process, offering clock speeds from 400 MHz to 1.5 GHz with a (TDP) below 10 W, ideal for thin clients and compact PCs where low heat dissipation was critical. Subsequent iterations like the 2 core, refined on 0.15-micron , maintained this emphasis on power efficiency while adding features such as 64 KB L1 caches. Centaur's contributions culminated in the , released in 2008 under the architecture—a from-scratch 64-bit design with , superscalar pipelines, and clock speeds up to 2 GHz at a 25 W TDP, optimized for netbooks and ultra-portable computing. The microarchitecture supported extensions, enabling compatibility with modern software while prioritizing over raw speed. For embedded applications, VIA developed the family in the 2000s as fanless variants of the and later C7 series, with models reaching 1.6 GHz and TDPs under 8 W, often paired with integrated from VIA's UniChrome chipsets for tasks in industrial systems. The dual-core -X2, unveiled in on a 40 nm process, extended this lineage with 64-bit support and VIA VT for running legacy x86 applications in virtualized environments, consuming as little as 3.5 W in low-voltage configurations. The persisted into multi-core evolutions like the 2011 QuadCore E-series, combining four cores across two dies for enhanced multitasking in thin clients, though adoption remained niche due to intensifying competition in the x86 space. VIA's commitment to x86 endures through partnerships, notably its 2013 joint venture with the Shanghai Municipal Government to form Semiconductor, which licenses VIA's x86 —including Centaur's designs—for domestic Chinese development, ensuring ISA compatibility for legacy ecosystems amid geopolitical constraints. While VIA has diversified into ARM-based SoCs for broader embedded , such as in its ARTiGO platforms, x86 efforts via continue, with recent advancements like the 2025 KH-50000 96-core processor demonstrating scalability in server applications while upholding low-power principles.

Transmeta

Transmeta Corporation, founded in 1995 by David Ditzel and a team of engineers including Bob Cmelik and Colin Hunter, specialized in low-power x86-compatible microprocessors that leveraged software emulation to achieve energy efficiency. The company's innovative approach centered on a (VLIW) architecture combined with proprietary Code Morphing Software (CMS), which dynamically translated x86 instructions into native VLIW code at runtime. This allowed Transmeta to design simpler, more power-efficient hardware while maintaining binary compatibility with existing x86 software, targeting mobile devices like laptops and embedded systems where battery life was paramount. The Crusoe family, introduced in January 2000, marked Transmeta's entry into the market with models such as the TM5400 operating at up to 700 MHz and the later TM5800 reaching 1 GHz on a . These processors featured a 128-bit VLIW core capable of executing up to four operations per cycle, paired with 128 KB of L1 (split instruction and data) and 256 KB of L2 in early variants, escalating to 512 KB L2 in higher-end models. CMS handled the process, optimizing frequently executed code loops into efficient VLIW bundles stored in a cache, which reduced overhead after initial execution. Power consumption was a hallmark, with typical (TDP) ratings of 1-2 W for mobile configurations, enabling fanless designs and up to 60-70% lower energy use compared to contemporary x86 processors like the Mobile , without sacrificing comparable performance in office applications. In 2003, Transmeta released the Efficeon series as a second-generation design, with models like the TM8600 at 1.2 GHz and subsequent 90 nm variants (TM8800/TM8820) scaling to 1.7 GHz. Efficeon expanded the VLIW core to 256 bits, allowing up to eight 32-bit operations per cycle across 11 execution units, while an enhanced CMS version improved translation efficiency and added support for instructions. Cache hierarchy grew to 128 KB L1 instruction cache, 64 KB L1 data cache, and 1 MB unified cache, contributing to better branch prediction and handling. Performance gains reached up to 50% per clock cycle over Crusoe in typical workloads and 80% in tasks, with TDP around 7 W at 1 GHz, maintaining the focus on ultra-portable computing. Despite initial promise, Transmeta struggled with market adoption amid competition from Intel and AMD's power-optimized x86 designs. The company shifted to intellectual property licensing in 2007 and was acquired by Novafora in January 2009 for $255.6 million, after which its patent portfolio was sold to Intellectual Ventures for further licensing to third parties.

Zhaoxin

Zhaoxin Semiconductor, established in 2013 as a joint venture between Taiwan-based VIA Technologies and the Shanghai Municipal Government, develops x86-compatible microprocessors tailored for China's domestic market to comply with national information security requirements under the 2017 Cybersecurity Law, which mandates secure and controllable hardware for critical sectors like government and infrastructure. VIA provides the x86 licensing and initial architectural foundations, enabling Zhaoxin to produce processors that prioritize data sovereignty amid geopolitical tensions. These chips are fabricated primarily by Chinese foundries like SMIC, with thermal design power (TDP) ratings typically ranging from 15W to 65W to suit laptops, desktops, and servers. The KX-5000 series, launched in early 2018 and codenamed WuDaoKou, marked Zhaoxin's entry into higher-performance x86 computing and was derived from VIA's architecture. Featuring 4- or 8-core configurations without , these processors operated at base clocks of 2.0-2.2 GHz with a 2.4 GHz boost, integrated a basic graphics unit, and supported DDR4 memory alongside PCIe 3.0 interfaces on a 28nm process node. Targeted at laptops and entry-level desktops in , the series offered performance roughly equivalent to mid-2010s budget i3 processors, emphasizing reliability for office and light productivity tasks in secure environments. Succeeding the KX-5000, the KX-6000 series debuted in 2020 on a 16nm process, delivering up to a 50% performance uplift through refined Isaiah cores with quad- or octa-core options clocked at 2.6-3.0 GHz. Variants like the KX-U6880A included an integrated GT10C0 GPU for graphics acceleration, while supporting DDR4, PCIe 3.0, and USB 3.1, with a low 15W TDP in mobile SKUs for efficient power use in notebooks. Designed for desktops and workstations, these processors achieved parity with 7th-generation i5 in multi-threaded workloads, powering systems focused on sectors such as and under China's push for indigenous . The KX-7000 series, introduced in and utilizing Zhaoxin's in-house Century Avenue architecture on a 7nm design, represents a shift toward more modern features with 8 cores and 8 threads boosting to 3.7 GHz, alongside DDR4/DDR5 memory support, PCIe 4.0, and an advanced C-1190 integrated GPU. By 2025, models integrated acceleration capabilities, debuting in AI-optimized desktops like the MAXHUB system for tasks involving intelligent processing and data analysis, though overall performance remains comparable to 2017-era i3 or 1000-series in benchmarks. With TDPs up to 65W, the series underscores Zhaoxin's progress in scaling domestic x86 solutions for broader applications. Zhaoxin's developments accelerated following U.S. export restrictions on advanced semiconductors imposed in 2018 and expanded in subsequent years, which limited access to high-end and chips for entities and bolstered the need for local alternatives. Processors from these series have been integrated into China-specific variants, including Lenovo's Kaitian desktops and Zhaoyang laptops as well as HP's localized systems, ensuring compliance with security mandates while supporting Windows and domestic operating systems like Kylin.

ARM Microprocessors

ARM Holdings

, a and software design company, develops the ARM architecture and licenses processor intellectual property (IP) for use in mobile, embedded, and server applications. The architecture traces its origins to , where the prototype—a 32-bit reduced instruction set computing (RISC) processor—was completed in April 1985 after 18 months of design by a small team led by and ; it operated at a clock speed of 12 MHz and served as a proof-of-concept for low-power computing in the . In November 1990, was spun off from as Advanced RISC Machines Ltd., a with Apple Computer and , to commercialize the design; the company rebranded to in 1998 and was acquired by Japan's in 2016 for $32 billion, shifting its focus toward broader markets including and data centers. An attempted acquisition by , announced in 2020 for $40 billion, collapsed in February 2022 amid global regulatory scrutiny over antitrust concerns. The architecture employs a load/store model, where arithmetic operations use registers rather than , enabling efficient pipelining and power savings that became hallmarks of its success in battery-constrained devices. Early commercial designs like the family, released in 1994, introduced instruction set extension—using 16-bit compressed instructions alongside 32-bit ARM ones—to achieve up to 65% better density without sacrificing , making it ideal for resource-limited systems; the ARM7TDMI variant powered billions of devices, from early mobile phones to game consoles like the . As of November 2025, over 325 billion ARM-based chips had shipped worldwide, underscoring the architecture's dominance in smartphones, tablets, and emerging AI . The Cortex-A series, launched in 2005 with the single-core ARMv7-based Cortex-A8 capable of 600 MHz operation and featuring superscalar execution with SIMD extensions for multimedia, marked ARM's shift to high-performance application processors. The dual-core-capable Cortex-A9 followed in 2007, supporting () for improved multitasking in devices like the iPhone 3GS and early smartphones. This lineage evolved to the 64-bit instruction set, introduced in ARMv8-A and first implemented in the power-efficient Cortex-A53 core announced in 2012, which balanced area, energy, and performance for mid-range mobile SoCs. High-performance 64-bit designs advanced with the Cortex-A76 in 2018, incorporating wider execution units and branch prediction for up to 3x better energy efficiency over predecessors in demanding workloads. The series culminated in the Cortex-A78 of 2020, targeting 3 GHz clocks on 5 nm processes while integrating accelerations. ARM's big.LITTLE technology, introduced in 2011, enables hybrid configurations pairing high-performance "big" cores (e.g., Cortex-A78) with energy-efficient "LITTLE" ones (e.g., Cortex-A55) to dynamically optimize power and performance, now standard in over 90% of premium smartphones. For server and infrastructure markets, the Neoverse family debuted in 2019 with the N1 core on 7 nm, scaling to 128 cores per socket for cloud and HPC; subsequent V-series designs like Neoverse V1 (2020) and V2 (2022) added scalable vector extensions (SVE) for AI/ML, with V2 delivering up to 50% higher performance than V1 in floating-point tasks. The ARMv9 architecture, launched in 2021 and extended through 2025, incorporates features like memory tagging and pointer authentication to enhance security in multi-tenant environments, supporting Neoverse cores in deployments exceeding 128 cores for hyperscale data centers.

Apple

Apple's development of custom ARM-based microprocessors began with the in 2010, marking the company's first in-house design for mobile devices and debuting in the iPhone 4. The utilized a single-core processor clocked at approximately 800 MHz, paired with a PowerVR SGX535 GPU, to deliver enhanced graphics and power efficiency compared to prior licensed chips. This design integrated CPU, GPU, and memory into a single package-on-package (PoP) module, setting the foundation for Apple's optimized () architecture tailored to ecosystems. The A-series progressed rapidly, with the A11 Bionic in 2017 introducing significant innovations for . Featuring a heterogeneous 6-core CPU—two high-performance "" cores and four efficiency "" cores—the A11 reached up to 2.39 GHz on performance cores, alongside a 3-core custom GPU and the debut of a dedicated Neural Engine for tasks at 600 billion operations per second. This chip powered the , , and , emphasizing acceleration and graphics performance while maintaining power efficiency on a . In June 2020, Apple announced its transition from x86 processors to custom for Macs, culminating in the chip's reveal later that year. The integrated an 8-core CPU with four high-performance cores and four efficiency Icestorm cores, clocked up to 3.2 GHz, a configurable 7- or 8-core GPU, a 16-core Neural Engine, and unified memory architecture providing 68 GB/s for seamless CPU-GPU sharing. Deployed in the , 13-inch , and , the enabled up to 3.5x faster CPU performance over comparable Intel-based Macs, facilitating deep integration with macOS for features like hardware-accelerated . By late 2022, Apple had transitioned most models to , completing the shift with the in 2023. The M-series continued evolving with the M2 in 2022, M3 in 2023, and M4 in 2024, each building on ARMv8 architecture with custom enhancements. The M4 features a 10-core CPU (four performance and six efficiency cores), a 10-core GPU supporting hardware-accelerated ray tracing, and a 16-core Neural Engine delivering 38 trillion operations per second, all on a second-generation . Later M-series variants achieve up to 120 GB/s in Pro and Max configurations, underscoring Apple's focus on unified memory for pro workflows. The M5, announced in October 2025, uses TSMC's 3 nm N3P process and features a 10-core CPU and 10-core GPU, offering up to 4x peak GPU performance over the M4 for tasks and 45% graphics uplift.

Qualcomm

Qualcomm's processors represent a prominent line of ARM-based system-on-chips (SoCs) primarily designed for devices, emphasizing integrated connectivity and advanced processing capabilities. These SoCs power a wide range of smartphones and tablets, incorporating custom CPU designs, dedicated neural processing units, and multimedia accelerators to enable in power-constrained environments. Since their inception, Snapdragon processors have evolved to support flagship features like ultra-high-resolution imaging and on-device , distinguishing them through seamless integration of , GPU, and hardware. The Snapdragon S1 series, introduced in 2007, marked Qualcomm's entry into mobile application processors with models like the QSD8650 featuring a 528 MHz CPU core, supporting early devices with basic multimedia capabilities such as video encoding and decoding. This single-core architecture focused on efficient connectivity for networks and entry-level computing, laying the foundation for subsequent generations. By 2013, the Snapdragon 800 series advanced to quad-core configurations, with the MSM8974 model utilizing Krait 400 CPU cores clocked up to 2.3 GHz alongside the 330 GPU, enabling 4K video playback and support for premium smartphones. These processors delivered up to 75% improved performance over prior generations while maintaining battery efficiency, powering devices with enhanced graphics and multi-screen capabilities. The Snapdragon 8 series, launched in 2017 and refined through subsequent iterations, targets flagship mobile experiences with escalating clock speeds and integration. The Snapdragon 8 Gen 1, announced in 2021, featured a Kryo 780 CPU reaching up to 3.0 GHz, incorporating an 18-bit image signal processor (ISP) and tensor accelerator for -driven features like real-time . Building on this, the Snapdragon 8 Gen 3 in 2023 pushed CPU performance to 3.4 GHz with an optimized Oryon-derived architecture, enhancing generative tasks through the while supporting 8K video and low-light photography. The Snapdragon 8 Gen 4, announced in 2024 and utilized in 2025 devices, uses a node for further efficiency gains, integrating advanced modems and up to 200 MP camera support via the Spectra ISP. Central to Snapdragon's architecture are the custom CPU cores, which are ARM-based designs compliant with the ARMv8 instruction set, allowing Qualcomm to tailor performance for mobile workloads such as multitasking and gaming. Complementing these, DSP serves as a dedicated , enabling on-device processing for tasks like voice recognition and image enhancement with low power consumption. The platform's prowess is further highlighted by the Spectra ISP, capable of handling up to 200 MP single-frame captures and triple-camera simultaneous operation for professional-grade photography. Key developments include Qualcomm's 2021 acquisition of Nuvia for $1.4 billion, which brought expertise in high-performance CPU design and enabled the creation of the Oryon custom core architecture integrated into later Snapdragon SoCs. This move, however, sparked legal disputes with in 2024 over licensing terms for Nuvia's designs, culminating in a court ruling in Qualcomm's favor by late 2025, affirming its rights to deploy Oryon cores without breaching agreements.

Samsung and MediaTek

's Exynos series represents a line of ARM-based system-on-chips (SoCs) primarily designed for mobile devices, with the initial model, Exynos 1, launched in 2008 featuring an 800 MHz processor core targeted at early smartphones. This foundational chip marked 's entry into custom mobile processing, emphasizing power efficiency for emerging ecosystems. The series evolved to include custom architectures, such as the Mongoose cores introduced in later models, which optimized performance for 's lineup by balancing high-speed computing with integrated graphics and modem capabilities. The Exynos 9 series, starting from 2016, advanced this lineage with flagship-oriented designs; for instance, the Exynos 9810 released in 2018 incorporated a 2.8 GHz Mongoose custom core, enhancing AI processing and camera features for premium Galaxy devices like the S9 series. More recently, the Exynos 2400, unveiled in 2023, achieves up to 3.2 GHz clock speeds and integrates the Xclipse GPU based on AMD RDNA architecture, supporting ray tracing for improved mobile gaming and graphics rendering in Galaxy S24 models. The Exynos 2500, introduced in 2025, features a deca-core CPU on a 3 nm GAA process, delivering enhanced on-device AI performance for select Galaxy devices. These developments underscore Samsung's focus on in-house innovation within the shared ARM ecosystem to power its global smartphone market share. MediaTek, a Taiwanese firm, entered the mobile market with the Helio series in 2015, aiming at mid-range devices with efficient multi-core configurations. The Helio X30, launched in 2017, featured a 2.5 GHz quad-core setup, introducing tri-cluster designs for better and early integration, which helped MediaTek gain traction in budget-to-premium segments. Transitioning to , the Dimensity series debuted with the Dimensity 9000 in 2021, boasting a 3.05 GHz prime core and integrated modem for seamless connectivity in high-end phones. Subsequent Dimensity models continued this momentum, with the Dimensity 9300 in 2023 delivering 3.25 GHz speeds and the Immortalis GPU for enhanced all-big-core performance and ray-tracing support in gaming-oriented devices. MediaTek's HyperEngine technology, embedded in these SoCs, optimizes gaming by dynamically adjusting connectivity, display refresh rates, and resource allocation to reduce latency and extend battery life. The Dimensity 9400, announced in 2024 (with the 9400+ in 2025), builds on this with further refinements in AI and efficiency for next-generation flagships. From 2020 onward, MediaTek's integrated 5G in Dimensity chips drove a significant rise in budget 5G adoption, capturing over 40% market share in affordable smartphones by enabling widespread access to sub-$300 5G devices.

Huawei and Others

Huawei's HiSilicon subsidiary has developed the Kirin series of ARM-based system-on-chips (SoCs) primarily for mobile devices, incorporating custom Taishan CPU cores that extend the standard ARM architecture with proprietary enhancements for improved performance and efficiency. The Kirin 9000, released in 2020, was fabricated on a 5 nm process by TSMC and featured an 8-core configuration with one Taishan Big core clocked at up to 2.86 GHz, three Taishan Mid cores at 2.36 GHz, four Cortex-A55 cores at 1.95 GHz, a Mali-G78 GPU, and the Da Vinci architecture neural processing unit (NPU) for AI tasks, powering devices like the Huawei Mate 40 series. This SoC represented a high point in Huawei's pre-sanctions mobile chip design, emphasizing integrated 5G modem support and advanced graphics capabilities. Following U.S. sanctions imposed in 2019, which restricted Huawei's access to advanced semiconductor manufacturing equipment and foreign chip designs, the company shifted toward domestic production to sustain its ecosystem. The Kirin 9000S, introduced in 2023 for the Mate 60 series, was produced on a 7 nm process by China's SMIC despite these restrictions, featuring a similar 8-core layout with one Taishan V120 core at 2.62 GHz, three at 2.15 GHz, four Cortex-A510 cores at 1.53 GHz, and a Maleoon 910 GPU, though it trailed the original Kirin 9000 in efficiency due to the less advanced node. This chip's development highlighted Huawei's circumvention of export controls through local fabrication, sparking international scrutiny over potential smuggling of restricted technologies and equipment. The Kirin 9100, launched in November 2024 for the Mate 70 series, was produced on SMIC's 6 nm N+3 process with an 8-core CPU configuration including a high-performance prime core, aiming to close performance gaps while integrating further with Huawei's HarmonyOS for seamless cross-device operations. In the server domain, HiSilicon's Kunpeng 920, launched in 2019, utilizes V110 cores—custom ARMv8.2 implementations—and scales to 64 cores at up to 2.6 GHz on a 7 nm process, supporting eight DDR4 channels, PCIe 4.0, and CCIX interconnects for applications like the server line. The sanctions have since compelled to adapt these designs for greater self-reliance, integrating them with for enterprise and in China-focused deployments. Beyond Huawei, other Chinese firms produce niche ARM SoCs for consumer electronics. Rockchip's RK3588, introduced in 2022 on an 8 nm process, features an 8-core setup with four Cortex-A76 cores at up to 2.4 GHz, four Cortex-A55 at 1.8 GHz, a Mali-G610 MP4 GPU, and a 6 TOPS NPU, targeting high-end tablets, single-board computers, and AIoT devices. Allwinner Technology specializes in cost-effective ARM processors for tablets, such as the A733 octa-core SoC with Cortex-A76 and A55 cores, up to 3 TOPS NPU, and support for 16 GB LPDDR5 RAM, enabling Android-based slates with 8K video and AI features in emerging markets. These designs underscore China's push for indigenous ARM ecosystems amid geopolitical constraints, prioritizing integration with local software like HarmonyOS over global Android dominance.

MIPS Microprocessors

MIPS Technologies

, founded in 1984 by a team from including John Hennessy, pioneered RISC microprocessor designs targeted at applications ranging from Unix workstations to systems. The company's processors implemented the MIPS instruction set architecture (ISA) in versions I through IV, featuring a classic five-stage pipeline (instruction fetch, decode, execute, memory access, and write-back) that emphasized simplicity and efficiency for load/store operations. By default, MIPS processors operated in little-endian byte order, though bi-endian support allowed configuration for big-endian modes at reset. The R2000, introduced in 1985 as MIPS' first commercial 32-bit RISC , operated at clock speeds from 8 MHz to 16 MHz in initial implementations and was designed primarily for Unix workstations, delivering around 8-10 million (MIPS). It consisted of a CPU core paired with coprocessors for and , forming the foundation for early systems like those from . The successor R3000, released in 1988, integrated a (FPU) via the R3010 coprocessor on the , running at up to 40 MHz and powering graphics workstations such as the SGI Personal IRIS 4D series, where it enhanced performance for and scientific computing tasks. Advancing to 64-bit capabilities, the launched in 1991 as a superpipelined design with an eight-stage , clocked up to 100 MHz in clock-doubled configurations, and implemented the III ISA for with 32-bit software while enabling 64-bit addressing and operations. In the , shifted toward licensable cores under the MIPS32 and MIPS64 brands; the 4KE family targeted embedded applications with a 32-bit , achieving speeds around 250 MHz in synthesizable designs optimized for low power and code density via MIPS16e . Complementing this, the high-performance 74K core, a dual-issue superscalar 32-bit with extensions, supported and networking, scaling to over 1 GHz in advanced processes. Legacy designs continue to receive support into 2025, reflecting ongoing use in specialized systems post the company's acquisition by in 2013, Wave Computing's 2018 purchase and 2020 bankruptcy, subsequent restructuring and emergence in 2021, and acquisition by in July 2025.

IDT and Loongson (MIPS-derived)

Integrated Device Technology () was a prominent licensee of the , focusing on applications particularly in networking and communications during the 2000s. The RC323xx family, introduced around 2000, comprised 32-bit MIPS-II compliant processors designed for high-performance integrated solutions in these domains. These chips, such as the RC32334, operated at clock speeds up to 150 MHz, with later variants like the RC32438 reaching 266 MHz, and included features like integrated SDRAM controllers and interfaces to support networking peripherals. Targeted at managed Layer-2 and Layer-3 switches, the RC323xx series emphasized low-power operation and system-on-chip integration for systems. In , was acquired by , integrating its MIPS-based portfolio into broader microcontroller offerings. Loongson processors, developed by the Institute of Computing Technology under the , represent a key Chinese adaptation initially based on the aimed at achieving technological independence since the early 2000s. The inaugural 1 (also known as Godson-1), released in 2002, was a 32-bit MIPS-compatible CPU clocked at 200-266 MHz, primarily intended for educational and basic computing applications in . This effort stemmed from national initiatives to reduce reliance on foreign semiconductor technology, with Loongson leveraging MIPS licensing to build domestic capabilities. Advancing to 64-bit designs in the , the 3 series under the Godson branding introduced multi-core configurations with MIPS64 compatibility and custom extensions. The 3A, launched around 2010, featured quad-core implementations at approximately 1 GHz, suitable for desktop and general-purpose computing. Complementing this, the 3B targeted environments with octa-core variants also at around 1 GHz, incorporating units for enhanced floating-point performance up to 256 GFLOPS in single precision. Later iterations, such as the 3A4000 and 3B4000 from 2020, boosted clock speeds to 1.5-2.0 GHz while maintaining quad-core setups with 8 MB L3 cache for improved multi-threaded workloads. From the Loongson 3C series onward, designs transitioned to the proprietary , which builds on with additions for 64-bit operations while ensuring , though a July 2025 court ruling affirmed LoongArch's independence from . The Loongson 3C5000, a 16-core server processor announced in 2021 and entering production in 2022, operates at up to 2.5 GHz using four interconnected quad-core dies. This chip supports up to 256-core CC-NUMA configurations in multi-socket systems, emphasizing scalability for data centers. In June 2025, Loongson unveiled the 3C6000, a 64-core server processor using , with clock speeds up to 2.5 GHz and support for up to 128 cores in multi-chip configurations, targeting and applications to further domestic technological . Loongson processors have been deployed in Chinese supercomputing efforts to bolster domestic infrastructure. For instance, 6000 supercomputer, verified in 2009, utilized Loongson CPUs for its processing nodes, marking an early milestone in indigenous HPC systems. Subsequent applications included contributions to the Sunway BlueLight system, where Loongson-based nodes supported petaflop-scale simulations. These deployments underscore China's strategic use of MIPS-derived technology to foster self-reliance in critical computing sectors.

Others

The Toshiba R3900, introduced in the mid-1990s, represents an early embedded MIPS-compatible 32-bit RISC processor core targeted at consumer and industrial applications, with clock speeds ranging from 20 to 50 MHz and support for the MIPS-I instruction set enhanced by features like a three-operand multiply-accumulate operation. Sony incorporated MIPS-based processors into its gaming consoles from 1994 to 2006, beginning with the original PlayStation's custom 32-bit R3000A-compatible CPU clocked at 33.8688 MHz for handling game logic and system tasks. In the Nintendo 64 console released in 1996, NEC's VR4300 served as the central MIPS-derived 64-bit RISC processor operating at 93.75 MHz, featuring 64-bit registers and data paths but constrained by a 32-bit external memory bus to balance performance and cost. Adoption of full 64-bit MIPS capabilities in these gaming systems remained limited, often restricted to internal processing while maintaining 32-bit addressing for compatibility and economic reasons in legacy embedded environments. In the 2000s, the Alchemy Au family of low-power MIPS32 processors, originally developed by Alchemy Semiconductor and later supported by AMD and RMI, targeted portable devices such as PDAs and media players, achieving clock speeds up to 600 MHz with power dissipation below 0.7 watts at peak performance to enable extended battery life in mobile computing. These processors integrated peripherals like LCD controllers and multimedia accelerators, making them suitable for networking edge devices and wireless handhelds alongside personal digital assistants. The Ingenic JZ47xx series from the extended MIPS implementations into consumer multimedia, featuring 32-bit XBurst cores based on architecture clocked at up to 1 GHz for efficient video decoding and processing in set-top boxes and embedded systems. This lineup emphasized power efficiency and integration of hardware accelerators for video, supporting applications in affordable digital home entertainment and legacy networking appliances where 64-bit extensions saw minimal uptake due to sufficient 32-bit performance for targeted workloads.

Power Architecture Microprocessors

IBM POWER

The POWER architecture represents a family of reduced instruction set computing (RISC) microprocessors developed by primarily for high-performance servers, supercomputers, and enterprise systems, emphasizing scalability, reliability, and advanced computational capabilities. Developed by in the 1980s, with the architecture later serving as the basis for collaborative efforts including the PowerPC, it debuted with the POWER1 processor in 1990 as part of the RS/6000 lineup, marking 's entry into RISC-based computing for technical and scientific workloads. Over the decades, POWER processors have evolved to incorporate innovations like multi-core designs, (), and specialized accelerators, powering mission-critical applications while maintaining through the Power ISA specification. The POWER1, introduced in February 1990 for the RISC System/6000 (RS/6000) family, operated at clock speeds up to 30 MHz and implemented a two-way superscalar design, enabling concurrent execution of up to two across branch, fixed-point, and floating-point units, with separate 8 KB instruction and 64 KB data caches for improved throughput in superscalar pipelines. This processor delivered approximately 20-30 SPECmarks in early benchmarks, establishing a foundation for IBM's high-end Unix systems running AIX, the company's proprietary Unix variant optimized for POWER hardware since its inception. Advancing to the early 2000s, the processor, unveiled in , pioneered dual-core integration on a single chip using a 130 nm interconnect process, clocked at 1.3 GHz, and introduced hardware support for to allow multiple threads to share execution resources efficiently, boosting server performance in symmetric (SMP) environments. Subsequent generations built on this, with the POWER7 in 2010 featuring up to 8 cores per module at 4.25 GHz, supporting SMT with up to 4 threads per core for a total of 32 threads per chip, and scalable to systems handling up to 256 threads in multi-socket configurations for demanding enterprise tasks. More recently, the , announced in 2020 and entering production systems in 2021, integrates 15 high-performance cores on a node, incorporating four Matrix-Multiply Assist (MMA) units per core for accelerated matrix mathematics, enabling up to 5x faster workloads compared to prior generations while supporting massive memory clusters exceeding 1 petabyte. The processor, announced in 2025, indicates enhancements with over 20 cores per socket, improved per-core performance by up to 55% over POWER10 equivalents, and continued optimizations, generally available since July 2025 for scale-out and enterprise servers. Key architectural features of include its big-endian byte ordering for consistent data handling in high-reliability environments, and the Vector-Scalar eXtensions (VSX) introduced in , which provide 128-bit SIMD vector processing for enhanced floating-point and integer operations in scientific computing. processors have powered landmark supercomputers, such as the system (based on ) in 2018, which achieved over 200 petaflops and held the top spot on the list for years, demonstrating the architecture's prowess in large-scale HPC. In 2013, launched the OpenPOWER Foundation to foster open collaboration on the ecosystem, enabling third-party innovations while integrating deeply with AIX for secure, long-uptime operations in mission-critical ; derivatives like are explored in related architectures for uses.

PowerPC

The PowerPC architecture emerged from IBM's POWER design as a reduced instruction set computing (RISC) platform tailored for broader applications beyond high-end servers, developed collaboratively by Apple, , and via the established in 1991. This multi-vendor effort aimed to produce efficient, scalable microprocessors suitable for personal computers, systems, and specialized uses like gaming and automotive controls. The architecture emphasized superscalar execution, branch prediction, and optional extensions for vector processing, enabling implementations across diverse performance envelopes from low-power portables to high-speed networking. The PowerPC 601, launched in 1993 with initial clock speeds of 50 MHz, represented the family's commercial debut and powered early Macintosh systems starting in 1994, marking Apple's entry into RISC-based computing. Subsequent models, the PowerPC 603 and 604 introduced in 1994, targeted varied markets: the 603 prioritized low power consumption for portable devices, while the enhanced 603e variant further reduced dissipation to around half that of the 601, making it ideal for battery-operated systems with integrated 8 KB instruction and data caches. The 604 offered higher performance for desktops and workstations. Evolving this lineage, the (7400 series) debuted in 1999 and gained prominence in the early with SIMD extensions, which accelerated multimedia and vector operations through 128-bit registers and permute units, powering Apple's consumer products and embedded applications. Freescale Semiconductor's MPC74xx variants of the G4 core, produced in the , scaled to speeds exceeding 1 GHz and supported systems with features like radiation-hardened designs for reliability in harsh environments. In parallel, specialized implementations advanced PowerPC for embedded and high-performance niches. P.A. Semi's PA6 core, unveiled in 2007 as a quad-core PowerPC design, focused on energy-efficient processing with advanced , and was acquired by Apple for $278 million to bolster custom silicon development. NXP's P-series in the integrated PowerPC cores into multi-core SoCs for networking and industrial uses, achieving up to 2.2 GHz per core in models like the P5040 while incorporating security accelerators and high-speed interfaces. The Book E specification, an extension of the PowerPC architecture released in 1999, optimized for controllers by streamlining and handling, facilitating deployments in systems without compromising compatibility. AltiVec's vector capabilities were prominently featured in IBM's Xenon triple-core for the 2005 Xbox 360 console, where enhanced VMX instructions boosted 3D graphics and physics simulations. Apple's reliance on PowerPC ended with its 2006 transition to Intel x86 processors, announced in 2005 and fully completed by August 2006 to leverage faster clock speeds and broader software ecosystems.

RISC-V Microprocessors

SiFive

SiFive, Inc., founded in 2015 by Krste Asanović, Yunsup Lee, and Andrew Waterman—key architects of the instruction set architecture—specializes in commercial processor IP and system-on-chip () designs, enabling customizable silicon for , AI, and applications. The company leverages the open-source ISA, particularly the RV64GC profile, which supports 64-bit general-purpose computing with standard extensions for compressed instructions, atomic operations, and , to deliver scalable cores that integrate seamlessly into multi-tile configurations via the proprietary TileLink interconnect protocol. This tile-based scaling approach allows coherent multi-core clustering and chiplet-based disaggregation, facilitating efficient expansion from single-core systems to high-density datacenter processors without proprietary licensing barriers. SiFive's early contributions to adoption include the U74 core, part of the 7 Series IP announced in 2018, which targets and embedded applications with a superscalar, out-of-order 64-bit RV64GC design capable of up to 1.5 GHz in multi-core configurations. The U74, integrated into SoCs like the Freedom U740, supports four application cores alongside a management core, delivering Linux-capable performance with features such as 32 KB L1 instruction and data per core, a shared , and support for reliability in industrial and consumer devices. This core complex emphasizes low-power efficiency for always-on scenarios, achieving up to 2.5 DMIPS/MHz while maintaining coherence across tiles for scalable deployments. Advancing toward higher performance, the P550 core, introduced in 2020 as part of the Performance P500 Series, represents SiFive's push into premium with a 64-bit RV64GC implementation featuring a 3-issue out-of-order , bit-manipulation extensions, and support for up to 2 GHz operation. Designed for scalable systems, the P550 includes private L1 caches (32 KB instruction and data) and a 256 KB L2 cache per core, enabling SPECint2006 scores of 8.65/GHz and supporting multicore tile aggregation for applications like networking and automotive. Its architecture prioritizes energy efficiency in 7nm processes, delivering superscalar throughput comparable to mid-range cores. In the AI domain, SiFive's Intelligence XM Series, launched in 2023, integrates a 4-core RV64GC cluster with a dedicated neural processing unit (NPU) for edge AI inference, operating at a 5W TDP to balance compute and power in battery-constrained devices. In September 2025, SiFive announced its second-generation Intelligence family, further advancing AI acceleration with enhanced scalar, vector, and tensor processing. The XM cores combine scalar execution with vector and matrix engines, supporting scalable AI workloads through TileLink-based tiling that optimizes data movement and parallelism for models like transformers, achieving high TOPS/W efficiency without external accelerators. This series targets far-edge IoT and vision processing, where its integrated NPU handles up to 4x4 matrix multiplications natively via RISC-V extensions. Looking ahead, the P870 core, announced in 2024 with a final production release by the end of 2024, elevates SiFive's offerings for datacenter use with a 6-wide out-of-order RV64GC design supporting up to 256-core scaling through advanced tile interconnects. The P870-D variant, optimized for infrastructure, features enhanced branch prediction and hierarchies to deliver high compute density in power-constrained racks, with early targeting , serving, and video workloads. SiFive's growth has been bolstered by strategic funding and partnerships; in 2020, it secured $61 million in Series E financing led by , bringing total investment to over $200 million to fuel innovation. Collaborations with Foundry extend to AI/ SoC tape-outs on advanced nodes, while Foundry Services partnership since 2021 enables platforms on x86-compatible fabs, broadening adoption in high-performance ecosystems. These alliances underscore SiFive's role in democratizing custom silicon, with over 10 billion cores shipped as of 2025.

Andes Technology and Others

Andes Technology, founded in 2005 in , , initially developed proprietary processor architectures before transitioning to the open-source () in 2015, becoming a founding premier member of RISC-V International. This shift aligned with the rapid expansion of the ecosystem, as RISC-V International's membership grew from around 100 organizations in 2017 to over 4,600 by 2025, fostering widespread adoption in systems, , and applications. Andes focuses on high-efficiency, low-power 32- and 64-bit cores optimized for microcontrollers (MCUs) and devices, emphasizing compact designs with features like superscalar pipelines and custom extensions for performance and security. A key early offering is the AndesCore AX25, introduced in 2018 as a 64-bit processor supporting the IMAC-FD extensions, including bit-manipulation instructions, and capable of reaching up to 1 GHz in compact MCU implementations. Building on this, the D25F, launched in 2020, is a 32-bit core based on the AndeStar V5 with integrated features such as secure boot and isolation, achieving clock speeds up to 1.5 GHz for high-performance applications. Andes also supports the (V) extension for accelerated in and tasks, with early implementations deployed in smart cameras and datacenter accelerators by 2025. For multi-core scalability, the AX45MP provides an 8-stage superscalar 64-bit design compliant with G (IMA-FD) extensions, enabling clustered configurations for demanding workloads like Linux-based systems. Beyond Andes, other RISC-V implementations target specialized domains such as and . Western Digital's SweRV EH1, released in 2020, is a 32-bit, 2-way superscalar with a 9-stage , delivering up to 5.0 CoreMarks/MHz and designed for dual-core configurations at around 400 MHz in SSD controllers to optimize storage efficiency. Alibaba's XuanTie C910, introduced in 2020, is a 64-bit high-performance supporting extensions, scalable to 8-core clusters operating at up to 2.5 GHz for and environments, emphasizing computational density in data centers. In AI-focused designs, Technologies' ET-SoC-1, announced in 2022, integrates over 1,000 cores—including 1,088 energy-efficient 64-bit ET-Minion in-order processors—on a single 7nm chip, providing tera-scale operations per second () for inference while consuming under 20 watts. These developments highlight the open ecosystem's versatility for and AI, distinct from higher-end performance cores.

SPARC Microprocessors

Sun Microsystems and Oracle

Sun Microsystems, founded in 1982, pioneered the development of (Scalable Processor ARChitecture) as an open RISC instruction set architecture designed for scalability across workstations and servers running Unix-based systems like . The architecture emphasized reduced instruction set computing principles to enable high performance and binary compatibility over generations, beginning with the SPARC V7 specification published in 1986 and implemented in hardware by 1987. This initial implementation, fabricated by as the MB86900 processor, operated at 16 MHz and powered the /260 workstation, marking SPARC's commercial debut and rapid market adoption for engineering and scientific computing. Later implementations, such as the 1989 CY7C601 at up to 40 MHz, powered upgraded series workstations. In 1992, Sun introduced the SuperSPARC processor, a superscalar evolution compliant with the V8 standard, featuring integrated on-chip instruction and data caches of 20 KB each to improve performance in integer and floating-point operations. Available in clock speeds ranging from 40 MHz to 60 MHz, SuperSPARC was produced by and targeted mid-range servers and workstations, delivering up to 85 SPECint92 performance while supporting scalable configurations. This design enhanced SPARC's viability for environments, with the architecture's register windows and load/store model facilitating efficient context switching in multi-user Unix applications. The UltraSPARC family, debuting in late 1995 with the UltraSPARC I at 143 MHz, shifted to 64-bit addressing under the V9 standard and introduced the Visual Instruction Set (VIS), a SIMD extension for and acceleration using packed 8-, 16-, and 32-bit operations across 64-bit registers. Fabricated by , UltraSPARC I integrated 5.2 million transistors, including dual integer units and a floating-point multiplier-accumulator, to support high-throughput workloads in Sun's Ultra series servers. A significant milestone came in 2005 with the UltraSPARC T1 (codenamed Niagara), Sun's first chip-multithreaded design featuring 8 cores at 1.2 GHz, each handling 4 threads for a total of 32 concurrent threads, optimized for throughput-oriented server tasks with power consumption under 72 W. This Niagara architecture prioritized thread-level parallelism over per-core speed, influencing modern multicore trends in energy-efficient data centers. Following Oracle's acquisition of Sun in January 2010 for $7.4 billion, development continued with a focus on enterprise security and database acceleration. The SPARC M-series culminated in the 2017 SPARC M8 processor, a 32-core clocked at 5 GHz with 8 threads per core for 256 total threads, incorporating 64 MB of shared L3 and Secured Memory to detect and mitigate unauthorized data access at the hardware level. Following the 2017 release of the SPARC M8 and subsequent layoffs of the team, ceased of new SPARC designs, shifting emphasis to software optimizations and extended support for existing M8-based systems through at least 2034. As of 2024, extended support for 11.4, the primary OS for SPARC systems, with Premier Support ending in 2031 and Extended Support to 2037. VIS extensions evolved to support 256-bit SIMD operations in later UltraSPARC implementations, enabling vectorized processing for and encryption.

Fujitsu

Fujitsu has been a key developer of microprocessors since the mid-1990s, focusing on high-performance implementations of the V9 architecture optimized for enterprise servers, mainframes, and supercomputing applications. The company's series originated from a collaboration with in the 1990s, where Fujitsu contributed to joint development efforts for high-end processors to enhance compatibility and performance in Unix-based systems. This partnership enabled Fujitsu to integrate technology into its PRIMEPOWER and SPARC Enterprise server lines, emphasizing reliability features inherited from mainframe designs, such as error-correcting code (, instruction retry mechanisms, and dynamic degradation for . These attributes made processors particularly suitable for mission-critical environments, including banking systems like those deployed at , where non-stop operation and are essential. The inaugural SPARC64 microprocessor, introduced in 1995, operated at 118 MHz as a single-core design targeted at server applications, marking Fujitsu's entry into 64-bit processing with capabilities. Subsequent iterations advanced significantly; the SPARC64 VII, launched in 2008, featured a quad-core configuration with () and clock speeds up to 2.52 GHz, fabricated on a to support enterprise workloads in SPARC Enterprise servers. A specialized variant, the SPARC64 VIIIfx, powered the in 2011, delivering 8 cores per processor at 2.0 GHz and enabling the system to achieve 10.51 petaflops, making it the world's fastest at the time through massive parallel scaling with over 88,000 processors. The SPARC64 X, released in 2013, scaled to 16 cores at 3.0 GHz on a 28 nm process, incorporating a 24 MB shared L2 cache and "Software on Chip" features for improved and in Unix servers. Fujitsu continued the lineage with the SPARC64 XII in 2017, a 12-core processor reaching up to 4.25 GHz on a 20 nm process, supporting up to 192 threads per socket and PCIe Gen3 interfaces for enhanced I/O in mid-range servers like the SPARC M12 series. This model provided up to 2.5 times the per-core performance of its predecessor, the SPARC64 X+, while maintaining high-reliability traits for demanding applications. However, by 2021, Fujitsu announced the cessation of new SPARC development, aligning with a strategic shift to ARM-based architectures post-2020, exemplified by the A64FX processor for the Fugaku supercomputer. Sales of SPARC M12 servers will continue until 2029, with support extending to 2034, reflecting the company's pivot toward energy-efficient ARM solutions for future high-performance computing.

Alpha Microprocessors

Digital Equipment Corporation

Digital Equipment Corporation (DEC), founded in 1957, emerged as a leading manufacturer before shifting focus to advanced RISC architectures in the late 1980s and early 1990s. The company's Alpha microprocessor family, introduced in 1992, represented a groundbreaking 64-bit RISC design intended to supersede the 32-bit VAX complex , targeting high-performance workstations and servers. Unlike prior systems, Alpha processors were engineered as pure 64-bit implementations from the outset, eschewing with 32-bit modes to prioritize and future-proofing. This clean-slate approach enabled rapid clock speed advancements and influenced 1990s computing, though its development was curtailed by DEC's acquisition by in 1998, with discontinuation announced in 2001 and production ending around 2004. The inaugural Alpha processor, the 21064 (also known as EV4), debuted in 1992 at 200 MHz, marking the first 64-bit microprocessor for applications and delivering a peak theoretical floating-point performance of 0.2 GFLOPS (200 MFLOPS). Fabricated in 0.75 μm technology, it featured separate and floating-point units but relied on external caching, which limited initial system integration. Building on this foundation, the 21164 (EV5) arrived in 1994 with clock speeds up to 300 MHz and introduced on-chip primary instruction and data caches (8 each) alongside a 96 second-level unified cache, significantly enhancing efficiency and reducing for demanding workloads. These early models powered DEC's and AlphaStation systems, running operating systems such as and Digital UNIX (later rebranded Tru64 UNIX). Subsequent iterations advanced the architecture further, with the EV6 (Alpha 21264) introduced in 1999 at 600 MHz, incorporating , deeper pipelines, and a high-bandwidth system interface to support multiprocessor configurations. The follow-on EV67 variant, part of the 21264A family, scaled to frequencies up to 1.25 GHz by 2001, achieving some of the highest clock rates of its era through process shrinks to 0.18 μm and optimizations like improved branch prediction. Later models included the EV7 (Alpha 21364) in 2001, featuring an integrated 1.75 MB L2 cache and clock speeds up to 1.3 GHz, and the EV68CB variant reaching 1.33 GHz in 2003. Despite these technical achievements, Compaq's strategic pivot toward Intel's platform led to the Alpha's phase-out announcement in June 2001, ending future development. The Alpha's legacy endures in its contributions to paradigms and high-performance system design.

PA-RISC Microprocessors

Hewlett-Packard

Hewlett-Packard's contributions to microprocessor development centered on the family, a RISC-based designed for in enterprise servers and workstations. Introduced in the mid-1980s, PA-RISC evolved through multiple generations, supporting both 32-bit and 64-bit operations, and was optimized for the operating system, which provided a robust Unix environment for mission-critical applications. The architecture emphasized superscalar execution, large external caches, and efficient to handle demanding workloads in scientific , database , and engineering simulations. A key early milestone was the PA-7100 , released in 1992, which operated at up to 100 MHz and featured an integrated alongside dual split-cache units for improved instruction and data access. This design marked a shift toward on-die integration, enhancing performance in HP 9000 Series 700 workstations while maintaining compatibility with the 1.1 specification. By incorporating superscalar capabilities, the PA-7100 could issue multiple instructions per cycle, reducing latency in compute-intensive tasks. The PA-8000, introduced in 1996, represented a significant advancement with the debut of the 64-bit 2.0 architecture, clocked between 180 and 250 MHz, and equipped with dedicated integer arithmetic/logic units and multiply units for enhanced throughput in both scalar and vector operations. This processor's and four-way superscalar pipeline allowed it to sustain high , making it suitable for enterprise servers like the Series 800. 2.0, developed throughout the 1990s, incorporated extensions for multimedia and larger address spaces, laying groundwork that influenced subsequent architectures like by prioritizing explicit parallelism and compatibility with legacy software. Later iterations included the PA-8800, announced in 2002, which achieved clock speeds up to 1 GHz in a dual-core configuration, supporting 2.0's full 64-bit capabilities while integrating advanced hierarchies for sustained performance in high-end systems. The final processor, the PA-8900, was released in 2005 with clock speeds up to 1.1 GHz, also in a dual-core design but with doubled L2 size compared to the PA-8800, powering HP's last generation of PA-RISC servers such as the rp4440 and Superdome, delivering scalable multiprocessing for enterprise environments running . The architecture's lifecycle concluded with the end of PA-RISC hardware sales in 2008. In 2015, Hewlett-Packard split into and , which further shifted focus to x86 and other platforms.

Itanium (IA-64) Microprocessors

Intel and HP

The architecture, developed jointly by and (), represented a bold attempt to create a 64-bit enterprise processor family based on (EPIC), a VLIW-like paradigm designed to enable compiler-managed for . Announced on June 8, 1994, the collaboration aimed to succeed HP's architecture with a new (ISA) optimized for future workloads, but the project faced significant delays due to technical challenges in implementation and software ecosystem development. These setbacks pushed the initial release from an anticipated 1998 timeline to 2001, allowing x86 processors to solidify dominance in the server market through rapid performance gains and broad compatibility. The first Itanium processor, codenamed Merced, launched in May 2001 at speeds up to 800 MHz, featuring instruction bundles that grouped up to three operations per cycle and an off-die L3 configurable to 4 MB. Targeted at high-end workstations and servers, Merced underperformed expectations due to immature optimizations and consumption compared to contemporaries, limiting its adoption despite support from HP's servers. Subsequent iterations under the 2 family improved significantly. The McKinley core, introduced in 2002 at up to 1.0 GHz, integrated up to 3 MB of on-die L3 and enhanced branch prediction for better efficiency. The follow-on core, released from 2003, reached up to 1.6 GHz with up to 6 MB L3 , while later variants like Madison 9M from 2004 scaled to 1.66 GHz with up to 9 MB L3 ; the 2006 Montecito dual-core model at 1.4-1.6 GHz added and up to 12 MB L3 , marking the shift to multi-core designs. These processors powered HP's NonStop fault-tolerant systems, which relied on Itanium for mission-critical in finance and . The 9300 series, codenamed Tukwila, arrived in February 2010 as Intel's first processor to offer quad-core configurations at up to 1.73 GHz on a (with 2- and 4-core options), replacing the (FSB) with Intel (QPI) for scalable multi-socket configurations and incorporating new reliability features like advanced error correction. This generation targeted enterprise data centers but struggled against x86 alternatives offering superior price-performance. The final major release, the 9500 series (Poulson) in November 2012, featured 8 cores at up to 2.53 GHz on 32 nm with 32 MB L3 , delivering up to 2.4 times the performance of Tukwila through improved EPIC execution units and power efficiency. Despite these advancements, 's market share eroded as x86 ecosystems matured with 64-bit extensions and , rendering the architecture's unique strengths obsolete for most workloads. Intel discontinued new Itanium development after Poulson, with final shipments ending in July 2021, though continued support for NonStop systems ending December 31, 2025.

Other Architectures

AVR and PIC (Microchip/Atmel)

The AVR and PIC families represent prominent lines of 8-bit and 32-bit microcontrollers developed by and , respectively, targeting embedded systems and () applications with their Harvard architectures and integrated peripherals. These microcontrollers emphasize low power consumption, compact design, and ease of programming, making them suitable for , automotive controls, and hobbyist projects. Following 's acquisition of in , the combined portfolio has expanded support for both architectures under a unified . The PIC16 family, introduced in 1993 with the PIC16C84 as a seminal model, consists of 8-bit microcontrollers operating at clock speeds from 4 to 20 MHz, featuring program memory and for data storage. These devices employ a , separating program and data memory buses to enable simultaneous access and improve efficiency in tasks. PIC16 microcontrollers are renowned for their rich set of peripherals, including analog-to-digital converters (ADCs), timers, (PWM) modules, and serial interfaces like UART, , and I2C, which facilitate direct interfacing with sensors, displays, and communication networks without external components. Advancing to higher performance, the PIC32 family debuted in 2007 as Microchip's first 32-bit offering, based on the M4K core and capable of up to 80 MHz operation with over 80 DMIPS of processing power. This -based architecture supports complex algorithms while maintaining compatibility with the PIC ecosystem through familiar peripherals like high-speed ADCs, CAN controllers, and Ethernet for networked devices. The PIC32's scalability, from 64 KB to 512 KB of , positions it as a bridge between 8-bit simplicity and 32-bit demands in applications such as and wireless connectivity. The AVR family, launched by in 1996, utilizes an 8-bit RISC instruction set with a , where separate program and data buses allow for efficient pipelined execution and up to 20 at 20 MHz. A flagship example is the , introduced in the mid-2000s, which includes 32 KB , 2 KB , and peripherals such as 10-bit ADCs, PWM timers, and interfaces, enabling versatile use in prototyping and low-power sensing. AVR's compact design, with most instructions executing in a single clock cycle, contributes to its in battery-operated devices. The surge in AVR adoption accelerated with the platform's emergence in 2005, which popularized the through open-source boards like the , fostering a global maker community and driving millions of units into education, , and DIY projects. This event underscored the microcontrollers' accessibility, with simplified programming via the reducing barriers for non-experts while leveraging the underlying AVR hardware for reliable performance.
Microcontroller FamilyIntroduction YearBit WidthMax Clock SpeedKey ArchitectureNotable Peripherals
PIC161993820 MHzModified HarvardADC, PWM, UART/SPI/I2C
PIC3220073280 MHzMIPS-based HarvardHigh-speed ADC, CAN, Ethernet
AVR (e.g., ATmega328)1996820 MHzModified Harvard RISC10-bit ADC, PWM timers, Serial interfaces

SuperH and RX (Renesas)

The (SH) family of microprocessors originated from in the late as a series of 32-bit RISC architectures designed primarily for applications, reflecting Japan's strong tradition in developing efficient processors for and industrial systems. The SH-1, introduced in the early as the inaugural core, featured a 16/32-bit hybrid design capable of executing basic instructions in a single clock cycle at speeds up to 20 MHz, targeting low-cost control applications such as peripheral devices in gaming consoles. Subsequent evolutions built on this foundation, emphasizing superscalar execution and integrated peripherals for real-time performance in automotive and multimedia environments. A notable advancement in the SuperH lineup was the SH-4 core, released in 1998 by , which operated at 200 MHz and included a built-in (FPU) delivering up to 1.4 GFLOPS for graphics processing. This processor powered Sega's console, showcasing its capability in high-performance embedded gaming with 360 integer performance and support for 128-bit SIMD vector operations. The SH-4's design prioritized power efficiency and acceleration, making it suitable for battery-powered and systems beyond general . In parallel, Renesas developed the family as a successor to for modern embedded needs, with the RX600 series announced in 2009 as 32-bit microcontrollers running at up to 100 MHz while emphasizing low power consumption, such as 500 µA/MHz in active mode. These devices integrated peripherals like Ethernet and CAN interfaces for automotive and industrial control, achieving 165 DMIPS at peak to support real-time tasks with minimal energy use. The RXv2 variant later incorporated features akin to TrustZone for isolated execution environments, enhancing protection in safety-critical applications. Renesas Electronics was formed in 2010 through the merger of Renesas Technology (a 2003 joint venture of and Mitsubishi Electric's semiconductor units) and Electronics, consolidating and development under a unified automotive-focused portfolio. This integration allowed continued evolution of these architectures for embedded control, with legacy influencing RX's RISC efficiency in sectors like engine management and transmission systems.

Blackfin and SHARC (Analog Devices)

Analog Devices, Inc. (ADI), founded in 1965 in Cambridge, Massachusetts, by Ray Stata and Matthew Lorber, has developed a range of digital signal processors (DSPs) tailored for signal processing applications in audio, multimedia, and embedded systems. The company's Blackfin and SHARC processor families represent key contributions to DSP technology, emphasizing low-power operation, high-performance multiply-accumulate (MAC) operations, and integration for real-time processing tasks. These processors are designed for edge computing environments, where efficient handling of sensor data and multimedia streams is critical, and ADI continues to evolve them toward edge AI applications as of 2025, integrating machine learning capabilities for intelligent signal processing. The family, introduced in 2000 as a collaboration between and , blends RISC-like control processing with functionality in a 16/32-bit architecture, supporting single-instruction, multiple-data (SIMD) operations for . A representative early model, the ADSP-BF533 launched in 2003, operates at up to 600 MHz and features two 16-bit units for accelerated signal computations, alongside two 40-bit arithmetic logic units (ALUs), making it suitable for and applications requiring balanced and . Later evolutions, such as the BF70x series introduced in 2014, enhance connectivity with integrated 10/100 Ethernet and achieve up to 400 MHz clock speeds while delivering 800 million MACs per second (MMACS) at under 100 mW, targeting power-constrained embedded systems like imaging and automotive audio. In parallel, the family, originating in the early but with the ADSP-214xx series emerging in the , specializes in floating-point processing for and high-fidelity signal manipulation. The ADSP-214xx processors, such as the ADSP-21489, run at up to 400 MHz and support 32/40-bit floating-point operations with SIMD capabilities, enabling precise 40-bit arithmetic for tasks like audio effects and noise cancellation in pro audio equipment. These chips include large on-chip and dedicated audio peripherals, optimizing them for applications where extended precision reduces quantization errors in multimedia pipelines. By 2025, ADI's strategic emphasis on edge integrates and SHARC architectures with AI accelerators, enabling on-device for applications like autonomous audio processing and , as demonstrated in tools like CodeFusion Studio 2.0 for model deployment. This evolution underscores ADI's role in bridging conditioning with digital intelligence at the network edge.

Elbrus (Russia)

The (MCST) was established in 1992 as a key player in 's , inheriting expertise from Soviet projects to create domestic processors for secure and high-performance applications. The Elbrus series, developed by MCST, employs a VLIW architecture that bundles multiple instructions into wide operations, allowing the to schedule up to 25 scalar operations per for enhanced parallelism in compute-intensive tasks. This design prioritizes hardware-software co-optimization for efficiency in servers and supercomputers, supporting Russia's push for technological sovereignty. The Elbrus-2000, introduced in 2001, pioneered this VLIW approach with a single-core configuration operating at 300 MHz, serving as a foundational for early domestic systems focused on national computing needs. Building on this, the Elbrus-2S+ in 2010 advanced to a dual-core design with x86 compatibility through dynamic , enabling integration into workstations and embedded systems while maintaining for legacy software. These early models emphasized reliability for secure environments, such as and sectors. Following the 2014 Western sanctions, accelerated import substitution in to reduce reliance on foreign technology, positioning Elbrus processors as critical for sovereign infrastructure in areas like . The Elbrus-8C, released in 2014, featured an 8-core VLIW setup at 1.5 GHz and achieved x86 compatibility through dynamic , delivering up to 80% of native performance for common applications while supporting over 20 operating systems. This model, fabricated on a 28 nm process, provided 512 GFLOPS of single-precision performance, targeting servers and secure platforms. The Elbrus-16C, taped out in 2020, features 16 cores at 2.0 GHz in a 16 nm process, designed specifically for military and high-security applications with eight-channel DDR4 support and enhanced I/O capabilities like 32 PCIe 3.0 lanes. As of 2025, production remains delayed. This progression underscores Elbrus's role in national efforts to build resilient, domestically controlled computing ecosystems amid ongoing geopolitical pressures.

LoongArch (China)

Loongson , established in 2002 as a from the Institute of at the , develops indigenous microprocessors to support 's high-performance needs. Initially rooted in , the company achieved full independence with the introduction of its proprietary LoongArch () in 2020, marking a shift away from licensed technologies. LoongArch is a 64-bit RISC (LA64 variant) that incorporates vector extensions, including 128-bit LSX and 256-bit LASX instructions for , enabling efficient handling of multimedia and scientific workloads. It supports binary compatibility with x86 and software through hardware-accelerated translation mechanisms and software layers like libLoL, facilitating ecosystem adoption without native dependency on foreign ISAs. The 3A5000, released in late 2020 as the first processor based on LoongArch, features four LA464 cores operating at up to 2.5 GHz, integrated with a 16 MB L3 cache and support for DDR4 memory. Designed for general-purpose computing in desktops and embedded systems, it emphasizes and branch prediction to deliver balanced performance for everyday applications. This quad-core chip represents Loongson's entry into fully autonomous 64-bit processing, with power consumption around 30-40 W under typical loads. Building on this foundation, the 3C5000L arrived in 2023 as a server-oriented , integrating 16 LA464 cores at a base clock of 2.2 GHz within a configuration. It includes 32 MB of L3 cache per four-core cluster and eight-channel DDR4-3200 support, targeting and enterprise workloads with enhanced scalability via interconnects. The design prioritizes reliability and , achieving up to 160 W TDP while maintaining compatibility with Loongnix OS and translated binaries. Looking ahead, announced the 3D6000 in 2025 as a high-density server , featuring 64 cores derived from four 16-core 3C6000 dies interconnected via the proprietary Dragonchain fabric, with clock speeds reaching 2.5 GHz. This chiplet-based architecture supports 128 threads, 256 MB shared L3 cache, and 16-channel DDR4 memory, aiming for performance comparable to mid-range processors in multi-threaded tasks. With a TDP of approximately 300 W, it underscores Loongson's push toward competitive, domestically produced solutions for cloud and HPC environments.
ProcessorRelease YearCores/ThreadsClock SpeedTarget UseKey Features
3A500020204/4Up to 2.5 GHzDesktops/16 MB L3, DDR4, LA464 cores
3C5000L202316/162.2 GHzServers64 MB L3 total, 8-channel DDR4 , HyperTransport
3D6000202564/128Up to 2.5 GHzServers/HPC design, 256 MB L3, 16-channel DDR4, Dragonchain interconnect

References

  1. [1]
    Who Invented the Microprocessor? - CHM - Computer History Museum
    Sep 20, 2018 · Created in January 1971 by a team of logic architects and silicon engineers—Federico Faggin, Marcian (Ted) Hoff, Stanley Mazor, and Masatoshi ...
  2. [2]
    Milestones in Microprocessor Development - Design News
    This timeline traces the development of the microprocessor, the key electronics device that enabled the development of the PC.
  3. [3]
    [PDF] The History of the Microprocessor - Bell System Memorial
    As we trace the history of the microprocessor, we will explore its evolution and the driving forces behind this evolution. In the earliest stages, ...
  4. [4]
    What Are the Leading Processor Architectures? - Wind River Systems
    Many processor architectures, including Arm, PowerPC, MIPS, and TriCore, are based on RISC architecture.
  5. [5]
    This Year, RISC-V Laptops Really Arrive - IEEE Spectrum
    Starting in 2025, you could buy a new and improved laptop whose secrets are known to all. That laptop will be fully customizable, with both hardware and ...<|control11|><|separator|>
  6. [6]
    Announcing a New Era of Integrated Electronics - Intel
    Intel's 4004 microprocessor began as a contract project for Japanese calculator company Busicom. Intel repurchased the rights to the 4004 from Busicom.
  7. [7]
    The Chip that Changed the World - Intel Newsroom
    Nov 15, 2021 · Intel engineer Federico Faggin was on the team that designed the Intel 4004 microprocessor, which made its debut in November 1971.Missing: specifications | Show results with:specifications
  8. [8]
    Chip Hall of Fame: Intel 4004 Microprocessor - IEEE Spectrum
    The Intel 4004 was the world's first microprocessor—a complete general-purpose CPU on a single chip. Released in March 1971, and using cutting-edge silicon-gate ...
  9. [9]
    [PDF] Datasheet Intel 4004 - Index of /
    intel. 4004. SINGLE CHIP 4-BIT. P-CHANNEL MICROPROCESSOR. □4-Bit Parallel CPU With 46. Instructions. □ Instruction Set Includes. Conditional Branching,. Jump to ...
  10. [10]
    TMS1000 - Datamath Calculator Museum
    Sep 17, 1971 · Texas Instruments introduced in October 1974 with the TMS1000 their first Digit Processor by replacing the 182-bit Serial-Access Memory with a 256-bit Random- ...
  11. [11]
    A History of Early Microcontrollers, Part 2: The Texas instruments ...
    Nov 21, 2022 · The TMS1000 microcontroller family has a few similarities with the TMS0100 programmable calculator family and many, many differences.
  12. [12]
    Texas Instruments TMS1000 microcontroller family - CPU-World
    Texas Instruments TMS1000 family of 4-bit microcontrollers was introduced in 1974. The TMS 1000 microcontrollers had very simple design.
  13. [13]
    The TMS1000: The First Commercially Available Microcontroller
    Feb 18, 2020 · In September of 1971, TI finished the design for their TMS0100 single-chip calculators. Designs where done by the Texas Instruments engineers ...
  14. [14]
    A History of Early Microcontrollers, Part 3: The Rockwell ... - EEJournal
    Nov 28, 2022 · Rockwell announced the 4-bit PPS-4 microprocessor family in August 1972. It was the world's third commercially successful microprocessor.Missing: specifications | Show results with:specifications
  15. [15]
    PPS-4 - Rockwell International - WikiChip
    May 19, 2016 · The original PPS-4 chipset was designed to provide complete functionality in three chips - CPU, program memory, and a clock generator.Missing: specifications | Show results with:specifications
  16. [16]
    [PDF] Rockwell MM78 - Bitsavers.org
    The entire PPS-4/1 family of microcom- puters is distinguished from competitive microprocessors by superior 1/0 capability, and by other functional features ...
  17. [17]
    Intel 4004 Processor: A Milestone in Electronics History
    Apr 11, 2025 · The Intel 4004 was a 4-bit microprocessor that operated at a clock speed of 740 kHz. It was designed primarily for use in calculators and other ...
  18. [18]
    50 Years Ago: Celebrating the Influential Intel 8080 - Newsroom
    Dec 16, 2024 · One of the most important products in tech history, the 8080 is considered the first true general-purpose microprocessor.Missing: specifications | Show results with:specifications
  19. [19]
    Microprocessors Flourish - CHM Revolution
    8080 microprocessor, Intel, 1974​​ Boasting up to 10 times the performance of its predecessor, the 8080 was Intel's first widely used microprocessor.Missing: specifications | Show results with:specifications
  20. [20]
    [PDF] Intel 8080 datasheet
    8-BIT N-CHANNEL MICROPROCESSOR​​ The Intel 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's ...
  21. [21]
    [PDF] Oral History of Lee Felsenstein; 2008-05-07 - Technical.ly
    Felsenstein: The first meeting of the Homebrew Computer Club was held March 5th, 1975. ... Computer Company had been sent a review copy of the Altair 8800.
  22. [22]
    [PDF] Z80 CPU User Manual - Zilog
    Zilog's Z80 CPU family of components are fourth-generation enhanced microprocessors with exceptional computational power. They offer higher system ...
  23. [23]
    [PDF] zilog-z80-technical-manual.pdf - saved paradigms
    For increased throughput the Z80A operating at a 4 MHZ clock rate offers the user significant speed advantages over competitive products. 4. A complete ...
  24. [24]
    https://www.lenovo.com/us/en/glossary/z80/
  25. [25]
    The MOS 6502: How a $25 Chip Sparked a Computer Revolution
    Aug 29, 2025 · Their $25 MOS Technology 6502 processor not only powered the Apple II, Commodore PET, and Atari 2600, but also embodied a design philosophy ...
  26. [26]
    [PDF] 6502.pdf
    Zero Page Addressing (Zero Page). Zero page addressing allows shorter code and execution times by only fetching the second byte of the instruction and ...
  27. [27]
    MOS Technology 6502 - C64-Wiki
    Feb 24, 2025 · This price advantage was achieved by using innovative design techniques and manufacturing processes, allowing the 6502 to be sold for just $25, ...
  28. [28]
    Chip Hall of Fame: MOS Technology 6502 Microprocessor
    The reason: The 6502 wasn't just faster than its competitors—it was also way cheaper, selling for US $25 while Intel's 8080 and Motorola's 6800 were both ...
  29. [29]
    Motorola 6800 microprocessor family - CPU-World
    The 6800 had 16-bit address bus and could address up to 64 KB of memory. From common registers the CPU had only two accumulators and one index register.
  30. [30]
    Motorola 6809 microprocessor family - CPU-World
    Indexed addressing of the 6809 was expanded to provide many new addressing modes: indexed addressing using one of 4 registers (2 stack points, X index register ...Missing: 1978 advanced 10
  31. [31]
    [PDF] Technical Description Simple-to-use Cost-effective MicroProcessor
    SC/MP is a full-featured microprocessor designed and manufactured by the National Semiconductor Corporation. The material contained in tIlls publication is ...
  32. [32]
    National Semiconductor SC/MP CPU family - CPU-World
    National Semiconductor's SC/MP family of 8-bit microprocessors was introduced at the beginning of 1976. SC/MP abbreviation stands for Simple Cost-effective ...
  33. [33]
    Chip Hall of Fame: RCA CDP 1802 - IEEE Spectrum
    Jul 2, 2018 · The 1802 was also known as the Cosmac. Originally designed for home computers, a radiation-hardened version was used to control satellites and space probes.
  34. [34]
    COSMAC 1802: history of microprocessors in space
    Feb 19, 2025 · The 1802 was chosen for the Galileo, in part because CMOS is low power and radiation hard - necessary in the Jovian environment. Additionally, ...
  35. [35]
    The CPUs of Spacecraft Computers in Space - The CPU Shack
    Aug 12, 2012 · Galileo. RCA 1802 - Command and Data System Sandia Labs Rad hard 2901s - Attitude Control Computers. The 1802s used in space are built using ...
  36. [36]
    [PDF] Intel Microprocessors: 8008 to 8086 - SteveMorse.org
    The new Intel 8086 microprocessor was designed to provide an order of magnitude increase in processing throughput over the older 8080. The processor was to be ...Missing: specifications | Show results with:specifications
  37. [37]
    The Beginning of a Legend: The 8086 - Explore Intel's history
    Intel introduced the 8086 microprocessor, one of the most important semiconductors in history. A modified version, the 8088, would power the first IBM-platform ...Missing: specifications | Show results with:specifications
  38. [38]
    The Intel ® 8086 and the IBM PC
    The Intel-powered IBM PC, using the 8088, launched in 1981, changed personal computing. It became a new standard, and neither company knew how important it ...
  39. [39]
    How the IBM PC Won, Then Lost, the Personal Computer Market
    Jul 21, 2021 · IBM's revenue reached $29 billion in 1981 and climbed to $46 billion in 1984. The company was routinely ranked as one of the best run. IBM's ...
  40. [40]
    [PDF] 80C186EA/80C188EA Microprocessor User's Manual
    In 1982 Intel addressed this need by introducing the 80186/80188 family of embedded microprocessors. The original 80186/80188 integrated an enhanced 8086/8088.
  41. [41]
    [PDF] M68000 8-/16-/32-bit microprocessors user's manual
    This manual includes hardware details and programming information for the MC68000, ... M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL. MOTOROLA. 1.1 MC68000.
  42. [42]
    Motorola 68000 microprocessor family - CPU-World
    The 68000 is a 32-bit microprocessor - it has 32-bit data and address registers. Externally the processor has 16-bit data bus and 24-bit address bus.
  43. [43]
    Trillion Dollar Stopgap: The Intel 8086 - by Babbage - The Chip Letter
    Mar 5, 2023 · The 8086 had beaten both Zilog's Z8000 and Motorola's 68000 to market. ... address space, segmented vs linear addressing and so on. So Intel ...
  44. [44]
    [PDF] THE Z8000 MICROPROCESSOR A Design Handbook - Bitsavers.org
    The Z8000 microprocessor. Bibliography: p. Includes index. 1. Electronic digital computers-Circuits. 2. Logic design. 3. Zilog Model Z8000 (Computer). I.
  45. [45]
    [PDF] Oral History Panel on the Development and Promotion of the Zilog ...
    So the market was intended to be the natural evolutionary market of the microprocessor beyond the Z80. People that had the Z80 they wanted to do more ...Missing: datasheet | Show results with:datasheet
  46. [46]
    [PDF] NS32016-10 - BG-Electronics GmbH
    The NS32016 is fabricated with National. Semiconductor's advanced XMOS process, and is fully ob- ject code compatible with other Series 32000 processors. The ...
  47. [47]
    [PDF] NS32081-10/NS32081-15 Floating-Point Units - TV Sat Magazyn
    The NS32081 Floating-Point Unit (FPU) provides high speed floating-point operations for the Series 32000 family, and is fabricated using National high-speed ...
  48. [48]
    [PDF] Intel 80286 - Elektronikjk
    The Intel 80286^ (also called iAPX 286), introduced on 1 February 1982, was a 16-bit x86 microprocessor with. 134,000 transistors.
  49. [49]
    Intel 80286 - boxchronicles.com
    The clock speed is between 6 and 20 MHz. Its successor is the Intel 80386. First released in 1982, the 286 was widely used in IBM PC compatible computers during ...
  50. [50]
    [PDF] Intel 80286 Programmer's Reference Manual - Bitsavers.org
    This manual describes the 80286, the most powerful 16-bit microprocessor in the 8086 family, and the. 80287 Numeric Processor Extension (NPX). ORGANIZATION ...
  51. [51]
    [PDF] Introduction to the 80386
    The 80386 is a 32-bit architecture with high-performance implementation, virtual memory support, configurable protection, and extended debugging support.
  52. [52]
    Intel 80386 & 80387 - CPU MUSEUM
    Transistors, 275000 ; Frequency, 16 MHz ; Data width, 32 Bit ; Floating Point Unit (FPU), None / 80287 / 80387 capable ; Power consumption, 2 Watt.
  53. [53]
    Intel 80386 - Computer History Wiki
    Apr 17, 2025 · The Intel 80386 is a 32-bit CPU, the 4th generation from Intel, that made 32-bit software accessible and brought Unix to normal people.
  54. [54]
    Intel 80486 - cpu museum - Jimdo
    The Intel 80486 is a higher performance follow-up to the Intel 80386 microprocessor. Introduced in 1989, it is the first tightly pipelined x86 design.
  55. [55]
    [PDF] i486™ MICROPROCESSOR
    An 8 Kbyte unified code and data cache combined with a 106 Mbyte/Sec burst bus at 33.3 MHz ensure high system throughput even with inexpensive DRAMs.
  56. [56]
    https://www.lenovo.com/us/en/glossary/80486/
  57. [57]
    The (Almost) Definitive 486DX/50 Article - The Brassic Gamer
    Jan 1, 2023 · By pricing the SX model at less than half the cost of the existing DX models, Intel was aggressive in its efforts to establish the 486 as the ...Missing: variants | Show results with:variants
  58. [58]
    The Pentium: An Architectural History of the World's Most Famous ...
    Jul 11, 2004 · The Pentium's two-issue superscalar architecture was fairly straightforward. It had two five-stage integer pipelines, which Intel designated U ...
  59. [59]
    Intel Introduces The Pentium® Processor With MMX™ Technology
    They include a doubled onchip cache size to 32KB and more efficient branch prediction, which provide increased performance of 10 to 20 percent on standard CPU ...
  60. [60]
    The History of Intel Processors - businessnewsdaily.com
    Aug 8, 2024 · The Pentium Pro was built in 350 nm, had 5.5 million transistors and came in several variants with clock speeds ranging from 150 MHz to 200 MHz.
  61. [61]
    It's been 30 years since Intel's infamous Pentium FDIV bug reared its ...
    Oct 31, 2024 · Intel acknowledged the problem in its 1994 annual report, saying it had been “engulfed in a controversy,” and admitted it cost $475 million to ...
  62. [62]
    Intel Processor Generations in a Timeline: History and Evolution
    Jan 7, 2024 · Intel released the Core i3, i5, and i7 processors in 2008 using the Nehalem microarchitecture and a 45 nm manufacturing process. The Celeron, ...
  63. [63]
    Intel® Core™ i9-12900K Processor (30M Cache, up to 5.20 GHz)
    CPU Specifications ; Total Cores. 16 ; # of Performance-cores. 8 ; # of Efficient-cores. 8 ; Total Threads. 24 ; Max Turbo Frequency. 5.20 GHz.
  64. [64]
    https://hyperpc.ae/company/blog/generations-of-intel-processors
  65. [65]
    Intel® Xeon Phi™ Processor 7210
    Processor Base Frequency 1.30 GHz, Max Turbo Frequency 1.50 GHz, Cache 32 MB L2 Cache, TDP 215 W, VID Voltage Range 0.550-1.125V.Missing: variants | Show results with:variants
  66. [66]
    Intel Innovation 2023: Empowering Developers to Bring AI Everywhere
    Sep 19, 2023 · The Intel Core Ultra processor, code-named Meteor Lake ... Arrow Lake processor, which is destined for the client computing market in 2024.
  67. [67]
    Intel retires “tick-tock” development model, extending the life of each ...
    The two-phase "tick-tock" development model that the company has been using since 2007 is being replaced with a three-phase model: Process, Architecture, ...Missing: abandoned | Show results with:abandoned
  68. [68]
    The History Of AMD CPUs | Tom's Hardware
    Apr 21, 2017 · In 1996, AMD released its first x86 processor designed entirely in-house. The fifth-generation x86 K5 processor used an innovative design that ...
  69. [69]
    What Is AMD64 and Why Is It Important? | phoenixNAP IT Glossary
    Aug 7, 2025 · In 2004, Intel introduced their own AMD64-compatible implementation, initially branded as Intel 64 or EM64T (Extended Memory 64 Technology).Missing: source | Show results with:source<|separator|>
  70. [70]
    https://www.microchipusa.com/articles/the-history-of-amd-a-complete-overview
  71. [71]
    Why AMD Is Intel's Only Competitor (INTC, AMD) - Investopedia
    ... Intel dominated more than 70%.8. AMD Cutting into Intel's Market Share. In March 2017, AMD introduced its highly successful Ryzen microprocessor, positioning ...
  72. [72]
    AMD Unveils Next-Gen “Zen 5” Ryzen Processors to Power ...
    Jun 2, 2024 · The new Ryzen 5000 Series desktop processors are expected to be available to DIY customers and SI partners starting July 2024. Model, Cores /
  73. [73]
    Infinity Fabric (IF) - AMD - WikiChip
    Aug 18, 2020 · Infinity Fabric (IF) is a proprietary system interconnect architecture that facilitates data and control transmission across all linked components.Overview · Scalable Data Fabric (SDF) · SerDes · Scalable Control Fabric (SCF)
  74. [74]
    AMD Unveils Workload-Tailored Innovations and Products at The ...
    Nov 8, 2021 · The 3rd Gen AMD EPYC processors with AMD 3D V-Cache, codenamed “Milan-X,” represents an innovative step forward in CPU design and packaging, and ...
  75. [75]
    AMD Launches 5th Gen AMD EPYC CPUs, Maintaining Leadership ...
    Oct 10, 2024 · The new “Zen 5” core architecture, provides up to 17% better instructions per clock (IPC) for enterprise and cloud workloads and up to 37% ...
  76. [76]
    [PDF] NexGen Enters Market with 66-MHz Nx586: 3/28/94 - CECS
    Mar 28, 1994 · Although the chip is in no way a clone of Pentium, the company says that its product is fully compatible with the x86 instruc- tion set and ...
  77. [77]
    Chip Maker AMD to Buy Nexgen for $857 Million - Los Angeles Times
    Oct 21, 1995 · Advanced Micro Devices Inc. said it will buy Nexgen Inc. for about $857 million in stock, in an effort to keep pace in the computer chip industry with market ...
  78. [78]
    [PDF] Cyrix 6x86™ Processor Technical Brief - DOS Days
    the Integer Unit. (IU), Cache Unit (CU), Memory Management Unit (MMU), ...
  79. [79]
    Cyrix: Gone But Not Forgotten | TechSpot
    Jul 4, 2024 · Cyrix was founded in 1988 by Jerry Rogers and Tom Brightman, starting as a manufacturer of high-speed x87 math co-processors for 286 and 386 CPUs.
  80. [80]
    National Semiconductor and Cyrix Merger Approved by ... - EE Times
    In the transaction, Cyrix became a wholly owned subsidiary of National Semiconductor, and each outstanding share of Cyrix common stock was converted into the ...
  81. [81]
    A Year Ago Today: Cyrix plays down overheating | ZDNET
    Aug 19, 1997 · This story was first published August 19, 1997. ... overheating problems caused by clocking the chips too high. "The ...
  82. [82]
    COMPANY NEWS; Intel Settles Chip Dispute With Cyrix
    Feb 4, 1994 · Intel sued Cyrix in 1992 for infringing various patents after Cyrix developed a clone of Intel's 486 chip, the microprocessor used in most ...Missing: socket | Show results with:socket
  83. [83]
    2 Chip Mergers Show Growing Consolidation - The New York Times
    The National Semiconductor Corporation agreed to acquire the Cyrix Corporation in a stock swap the companies valued at $550 million, while the Intel Corporation ...
  84. [84]
    National Semiconductor to Sell Cyrix Unit - The New York Times
    Jul 1, 1999 · National Semiconductor Corp agrees to sell its Cyrix unit to Taiwan's Via Technologies Inc; financial terms undisclosed (S)
  85. [85]
    Via Technologies to acquire Cyrix - EE Times
    Jun 30, 1999 · Via has already integrated north bridge logic and graphics into chip sets, and now the Cyrix acquisition will provide it with access to CPU ...
  86. [86]
    VIA Technologies - Computer Hope
    Mar 10, 2024 · June 30, 1999 - VIA Technologies to acquire Cyrix from Texas Instruments. 1999 - The Centaur Technology branch of IDT (WinChip) was sold to VIA.<|separator|>
  87. [87]
    VIA-Cyrix: Its a done deal - Forbes
    Jun 30, 1999 · (06.29.99) Its troubles with Intel notwithstanding, VIA Technologies is buying Cyrix and will announce the deal June 30.
  88. [88]
    Via launches Nano processor for mainstream PCs - CNET
    May 28, 2008 · Via Nano architecture highlights: • 64-bit Superscalar Speculative Out-Of-Order MicroArchitecture • High-speed, low-power Via V4 Front Side ...
  89. [89]
    Introducing the VIA Nano Processor - HotHardware
    May 29, 2008 · At the other end of the spectrum is the 1.8 GHz VIA Nano processor a 25 watts TDP and 500mW idle power rating.
  90. [90]
    VIA Unveils Next-Generation Isaiah x86 Processor Architecture
    Jan 24, 2008 · New Isaiah x86 processor architecture will deliver significant boosts to the performance of desktop and mobile PCs in a low power envelope.Missing: microprocessors | Show results with:microprocessors
  91. [91]
    [PDF] Via (01) - Eden, C7, Nano, Nano X2, and multicore processors
    Typical power at maximum operating frequency and (TDP) Thermal Design Power. VIA C7: up to 2.0GHz with 20W TDP. VIA Eden: up to 1.6GHz with 8W TDP.
  92. [92]
    VIA Eden X2 Processor Unveiled at Embedded Word 2011
    Mar 1, 2011 · VIA Eden X2 processors are the most power-efficient processors on the market, designed to offer the ideal solution for fanless system design.
  93. [93]
    VIA Announces New VIA QuadCore Processor - VIA Technologies, Inc.
    May 11, 2011 · Other advanced features include VIA VT virtualization, a technology that allows legacy software and applications to be used in virtual ...Missing: focus | Show results with:focus
  94. [94]
    Chinese Chip-Producer Zhaoxin and Via Technologies Strengthen ...
    Oct 28, 2020 · Because Via Group has an x86 license it obtained back in 1999 (through its acquisitions of Cyrix and Centaur Technology) and co-owns Zhaoxin, ...
  95. [95]
    VIA Technologies, Zhaoxin Strengthen x86 CPU Development Ties
    Oct 30, 2020 · VIA and Zhaoxin are deepening their strategic partnership with additional IP transfers, intended to accelerate long-term product development.
  96. [96]
    VIA Intelligent Edge Solutions - VIA Technologies, Inc.
    VIA ARTiGO Series ... Join VIA in Nuremberg from March 11-13 at Embedded World 2025, Europe's premier event for embedded systems and intelligent edge technologies ...Missing: VT | Show results with:VT
  97. [97]
    Zhaoxin Debuts 96-Core KH-50000 x86 CPU to Challenge AMD, Intel
    Oct 7, 2025 · Chinese chipmaker Zhaoxin unveiled the 96-core KH-50000 x86 CPU, using a chiplet design akin to AMD's EPYC for up to 384 cores in quad-socket ...
  98. [98]
    Chip Hall of Fame: Transmeta Corp. Crusoe Processor
    Jun 30, 2017 · Ahead of its time, this chip heralded the mobile era when energy use, not processing power, would become the most important spec.
  99. [99]
    David R. Ditzel - Edge.org
    He remained president, CEO, and CTO of Transmeta until 2007. Ditzel has worked in advanced computer design for over 25 years, first as a computer architect ...Missing: Crusoe | Show results with:Crusoe<|separator|>
  100. [100]
    [PDF] The Technology Behind Crusoe™ Processors
    In January of 2000, Transmeta Corporation introduced the Crusoe™ processors, an x86-compatible family of solutions that combines strong performance with ...
  101. [101]
    Transmeta's Efficeon Leaves Crusoe on a Desert Isle - EE Times
    Oct 16, 2003 · Efficeon offers up to 50% better performance per clock cycle than Crusoe on typical applications, and up to 80% better performance per clock ...
  102. [102]
    [PDF] Transmeta's Second Generation Efficeon Microprocessor and ...
    Oct 5, 2004 · Each clock, Efficeon can issue from one to eight 32-bit instruction ... • 1.0 – 1.1 GHz ~3 Watts max TDP. • 1.4 – 1.6 GHz ~7 watts max ...
  103. [103]
    Transmeta's Take 2: Efficeon – CPUplanet
    ... TDP limit will permit a 1.6GHz instead of 1.1GHz clock speed. No independent parties have benchmarked an Efficeon system yet, so we can't verify Transmeta's ...
  104. [104]
    Startup buys Transmeta for $256 million - EE Times
    Novafora Inc., a startup developer of video processors, has entered into a definitive agreement to acquire Transmeta Corp. for $255.6 million ...Missing: history | Show results with:history
  105. [105]
    [PDF] Toshiba Fields Embedded MIPS Processor: 2/16/95 - CECS
    Feb 16, 1995 · Figure 2. The R3901 Southern Cross MIPS processor measures 8.48 × 8.48 mm in a 0.65-micron two-layer-metal process. Toshiba produced first ...Missing: PlayStation | Show results with:PlayStation
  106. [106]
    PlayStation Architecture | A Practical Analysis - Rodrigo Copetti
    The 4D series inaugurated the MIPS CPU in SGI computers, with this particular model bundling the R2000 processor.Missing: 1994-2006 | Show results with:1994-2006
  107. [107]
    Famous graphics chips: Nintendo 64 - Jon Peddie Research
    Feb 18, 2020 · The VR4300 main CPU was a 64-bit microprocessor that ran at 93.75 MHz with 64-bit registers, data paths, and buffers to insure high-speed data ...
  108. [108]
    Nintendo 64 Architecture | A Practical Analysis - Rodrigo Copetti
    The MIPS R4300i CPU (1994). In the end, Nintendo and SGI settled on the NEC VR4300 clocked at 93.75 MHz. This is a binary- ...
  109. [109]
    [PDF] AMD Alchemy™ Au1100™ Processor Data Book - iiiC.CC
    ... low power, the processor runs up to 500 MHz. Power dissipation is less than 0.25 watt for the 400-MHz version. Highly integrated with on-chip SDRAM, SRAM ...
  110. [110]
    Alchemy conjures MIPS-based processor - EE Times
    The Au1000, unveiled at the Embedded Processor Forum here, will be offered in 200-, 400-, and 500-MHz versions, with power dissipation of less than 0.5 W at 400 ...
  111. [111]
    MIPS Technologies and Ingenic Semiconductor Collaborate to Bring ...
    May 31, 2011 · Based on the XBurst CPU, the company's JZ47xx series multimedia ... set-top boxes from Motorola, network routers from Cisco, 32-bit ...
  112. [112]
    MIPS Technologies and Ingenic Semiconductor Collaborate to
    The new JZ4770 SoC is one of the first MIPS-Based systems-on-chips (SoCs) targeted for mobile devices that delivers 1GHz frequency, increasingly a requirement ...<|separator|>
  113. [113]
    A Brief History of Arm: Part 1
    Apr 21, 2015 · The first chip was delivered to Acorn (then in the building we now know as Arm2) on 26th April 1985. The 30th birthday of the architecture is ...Missing: prototype MHz
  114. [114]
    Reverse engineering the ARM1, ancestor of the iPhone's processor
    The ARM1 chip, created in 1985, is the ancestor of most smartphone processors. It has functional blocks like registers and an ALU, and is based on a simple  ...Overview Of The Arm1 Chip · The Pins · The Barrel ShifterMissing: MHz | Show results with:MHz
  115. [115]
    The Official History of Arm
    Aug 16, 2023 · Arm was officially founded as a company in November 1990 as Advanced RISC Machines Ltd, which was a joint venture between Acorn Computers, Apple Computer.Missing: attempted | Show results with:attempted
  116. [116]
    NVIDIA and SoftBank Group Announce Termination of NVIDIA's ...
    Feb 7, 2022 · NVIDIA and SoftBank Group Announce Termination of NVIDIA's Acquisition of Arm Limited. SoftBank to Explore Arm Public Offering. February 7, 2022.Missing: 1990 Acorn 2016
  117. [117]
    https://www.apple.com/newsroom/2017/09/iphone-8-and-iphone-8-plus-a-new-generation-of-iphone/
  118. [118]
    Over 250 billion Arm chips have shipped since the first ARM1 ...
    Apr 28, 2025 · At the latest count there have been more than 250 billion Arm chips shipped, in devices spanning sensors, and smartphones, to datacenters and beyond.Missing: LITTLE hybrid
  119. [119]
    Cortex-A53 | Low-power 64-Bit Processor - Arm
    Arm Cortex-A53 is a widely used low-power 64-bit processor, perfect for complex tasks and high performance in power-constrained environments, ...
  120. [120]
    Cortex-A78 | Advancing 5G with High-End Efficiency and Power - Arm
    Cortex-A78 is a high-performance CPU designed for efficiency, enabling superior experiences, with power efficiency and scalability for mobile devices.
  121. [121]
    Neoverse V1 | Top HPC, AI/ML with SVE Support - Arm
    The Neoverse V1 CPU is designed to deliver leading per-core performance on demanding HPC, HPC in the cloud and AI/ML-assisted workloads.
  122. [122]
    Neoverse V2 | Leading HPC & ML with Armv9 Upgrades – Arm®
    Arm Neoverse V2 CPU leads in cloud, HPC, and ML with up to twice the performance of Neoverse V1. It's the first V-series CPU with Armv9 upgrades.
  123. [123]
    Apple Presents iPhone 4
    Jun 7, 2010 · PRESS RELEASE June 7, 2010. Apple ... A4 processor that provides exceptional processor and graphic performance along with long battery life.
  124. [124]
    Apple A4 SoC - NotebookCheck.net Tech
    It contains a single core ARM Cortex-A8 processor clocked at 776 MHz (iPod Touch 4G), 800 MHz (iPhone 4) or 1000 MHz (iPad 1). The Corex-A8 core in it uses ...
  125. [125]
    iPhone 8 and iPhone 8 Plus: A new generation of iPhone - Apple
    Sep 12, 2017 · A11 Bionic, the most powerful and smartest chip ever in a smartphone, features a six-core CPU design with two performance cores that are 25 ...Apple (CA) · Apple (SG) · Apple (HK) · iPhone 8 and iPhone 8 Plus
  126. [126]
    Apple A11 Bionic SoC - Benchmarks and Specs - Notebookcheck
    Apple A11 Bionic ; Clock Rate, <=2390 MHz ; Level 1 Cache, 64 KB ; Level 2 Cache, 8 MB ; Number of Cores / Threads, 6 / 6 ; Transistor Count, 4300 Million.
  127. [127]
    Apple announces Mac transition to Apple silicon
    Jun 22, 2020 · Apple today announced it will transition the Mac to its world-class custom silicon to deliver industry-leading performance and powerful new technologies.
  128. [128]
    Apple unleashes M1
    Nov 10, 2020 · Apple today announced M1, the most powerful chip it has ever created and the first chip designed specifically for the Mac.Apple (UK) · Apple M1 chip · Apple (CA) · Apple (AU)
  129. [129]
    Apple unveils new Mac Studio and brings Apple silicon to Mac Pro
    Jun 5, 2023 · The new Mac Pro completes the Mac transition to Apple silicon and, together with the rest of Apple's pro systems, gives users the most powerful ...Mac Studio: A Performance... · Mac Studio: Enhanced... · Apple Silicon Comes To Mac...Missing: 2022 | Show results with:2022
  130. [130]
    Apple introduces M4 chip
    60x faster than the first Neural Engine in ...Apple (AU) · Apple (IL) · Apple (CA) · Apple (SG)
  131. [131]
    Introducing M1 Pro and M1 Max: the most powerful chips Apple has ...
    Oct 18, 2021 · M1 Pro offers up to 200GB/s of memory bandwidth with support for up to 32GB of unified memory. M1 Max delivers up to 400GB/s of memory bandwidth ...Apple (HU) · Apple (CA) · Apple (SG) · Newsroom
  132. [132]
    Apple Rumored to Launch MacBook Pro With M5 Chip ... - MacRumors
    Oct 10, 2025 · Apple is planning to release a base MacBook Pro with a standard M5 chip before higher-end models with M5 Pro and M5 Max chips, according to.
  133. [133]
    [PDF] Snapdragon S1 S2 S3 specs - Qualcomm
    528 MHz ARM 11. Software rendered 2D support. BREW 2D. SVG Tiny 1.2 software. HVGA. VGA. CDMA/UMTS (HSPA,. GSM/GPRS/EDGE, 1x Rev. A, 1xEV-DO. Rev. A). 5 MP.Missing: 2007 early Android
  134. [134]
    Snapdragon 800 Series and 600 Processors Unveiled - Qualcomm
    Jan 6, 2013 · Quad Core Krait 400 CPU—speeds up to 2.3 GHz, per core; Adreno 330 GPU—featuring patented Flex Render Technology and leading edge API's that ...
  135. [135]
    Snapdragon 8 Gen 1 Mobile Platform - Qualcomm
    Nov 30, 2021 · Snapdragon 8+ Gen 1 Mobile Platform. Platform. Up to 3.2 GHz · Snapdragon 8+ Gen 1 Mobile Platform also available in 3GHz CPU version. Maximum ...
  136. [136]
    Snapdragon 8 Gen 3 Mobile Platform - Qualcomm
    Oct 24, 2023 · Specifications · AI capability will vary based on platform version. · Snapdragon 8 Gen 3 Mobile Platform also available in 3.0 GHz or 3.3 GHz CPU ...
  137. [137]
    Qualcomm Snapdragon 8 Elite (Gen 4): specs and benchmarks
    Qualcomm Snapdragon 8 Elite (Gen 4) – an 8-core chipset that was announced on October 21, 2024, and is manufactured using a 3-nanometer process technology.
  138. [138]
    Kryo 585 application processor - QRB5165 Hardware Design Guide
    Jul 7, 2023 · Customized 64-bit Arm® v8.2-compliant octa-core Kryo applications processor · Eight Kryo cores organized into two clusters: Four high-performance ...
  139. [139]
    Qualcomm Hexagon NPU | Snapdragon NPU Details
    The Qualcomm® Hexagon™ NPU, purpose-built for AI, powers advanced gen AI models and cutting-edge gen AI experiences while maintaining best-in-class power ...
  140. [140]
    Snapdragon 8 Gen 2 Mobile Platform - Qualcomm
    Plus, capture incredible footage with up to 200 MP single capture—all at 3.2 gigapixels per second. default icon alt text. Accelerated performance. Our Kryo ...
  141. [141]
    Qualcomm to Acquire NUVIA
    Jan 12, 2021 · Qualcomm Technologies, Inc., has entered into a definitive agreement to acquire NUVIA for approximately $1.4 billion before working capital and other ...Missing: Oryon | Show results with:Oryon
  142. [142]
    Qualcomm Achieves Complete Victory Over Arm in Litigation ...
    Sep 30, 2025 · U.S. District Court confirms Qualcomm's December 2024 jury trial victory and rejects Arm's remaining claims. Final judgment entered in favor ...
  143. [143]
    https://www.reuters.com/technology/why-is-huaweis-new-smartphone-generating-so-much-buzz--flm-2023-09-01/
  144. [144]
    MediaTek | Dimensity | 5G Smartphone Chips
    ### Summary of MediaTek Dimensity and Helio Series
  145. [145]
    https://qz.com/a-new-huawei-phone-has-defeated-us-chip-sanctions-again-1850803360
  146. [146]
    https://www.reuters.com/technology/huawei-launches-mate-70-smartphone-2024-11-26/
  147. [147]
    Huawei's Kunpeng 920 and TaiShan v110 CPU Architecture
    Jul 22, 2025 · HiSilicon's TaiShan v110 is a 64-bit ARM (aarch64) core with 4-wide out-of-order execution. It's Huawei's first custom core design. While Huawei ...
  148. [148]
    Powered by 15.3bn Transistors 5nm Kirin 9000 - AnandTech
    Oct 22, 2020 · Huawei Mate 40 Series ; Mate 40 ; SoC, HiSilicon Kirin 9000(E) 1x Cortex-A77 @ 3.13 GHz 3x Cortex-A77 @ 2.56 GHz 4x Cortex-A55 @ 2.05 GHz ; GPU ...
  149. [149]
    Huawei's business damaged by US sanctions despite success at ...
    Mar 31, 2021 · Chinese telecoms giant Huawei has admitted that sanctions imposed on it by the US in 2019 have had a major impact on its mobile phone business.
  150. [150]
    Has Huawei overcome U.S. sanctions by developing its own 5G chip?
    Sep 1, 2023 · From 2019, the U.S. cut Huawei's access to chipmaking tools essential for producing the most advanced handset models, with the company only ...
  151. [151]
    Huawei's sanctions-evading Kirin 9000S processor tested
    Dec 19, 2023 · In 2023, the company launched its Kirin 9000S: a version of the Kirin 9000 made by SMIC using its 2nd-gen 7nm-class process technology.
  152. [152]
    A new Huawei phone has defeated US chip sanctions against China
    Sep 5, 2023 · SMIC, China's top chipmaker, has manufactured a 7-nanometer processor for Huawei's Mate 60 Pro—despite US chip sanctions against China.
  153. [153]
    Details on Huawei Mate 70's chipset, Kirin 9100, revealed
    Nov 6, 2024 · Dubbed the Kirin 9100, this chip will be manufactured on a 6nm node (SMIC N+3). That's a step up from the 7nm Kirin 9000S chips that were used in the Mate 60 ...
  154. [154]
    Huawei rolls out HarmonyOS 6, ahead of next month's Mate 80 launch
    Oct 23, 2025 · All models will come preinstalled with HarmonyOS 6 and powered by the Kirin 9030 processor, featuring an active cooling fan system for the first ...
  155. [155]
    Kunpeng 920 Chipset
    Kunpeng 920 is the industry's leading-edge Arm-based server CPU. Utilizing cutting-edge 7 nm processes, the CPU was independently designed by HUAWEI.
  156. [156]
    Huawei's 7nm 64-core Arm server brain, fresh Intel ... - The Register
    Jan 8, 2019 · This is a 64-core 2.6GHz server-grade ARMv8-A chip that also talks PCIe 4 and CCIX, has eight DDR4 RAM channels, and two 100GbE ports. It's ...
  157. [157]
    Rockchip-瑞芯微电子股份有限公司
    Sep 26, 2022 · RK3588. Key features. 8nm process, quad-core Cortex-A76 + quad-core Cortex-A55; ARM Mali-G610 MC4 GPU, embedded high performance 2D image ...
  158. [158]
    Allwinner A733 octa-core Cortex-A76/A55 AI SoC supports up to ...
    Dec 6, 2024 · Allwinner A733 is an octa-core Cortex-A76/A55 processor with an optional 3 TOPS NPU and support for up to 16GB RAM designed for Android 15 tablets and laptops.
  159. [159]
    Press Kit - MIPS
    Founded in 1984, MIPS-based chips can be found in billions of devices and systems around the world. Fast forward to today where the new compute era is ...
  160. [160]
    [PDF] MIPS IV Instruction Set
    The information in this document is preliminary and subject to change without notice. MIPS Technologies, Inc. (MTI) reserves the right to change any portion of.Missing: stage | Show results with:stage
  161. [161]
    MIPS Options - Using the GNU Compiler Collection (GCC)
    3.17.26 MIPS Options. -EB: Generate big-endian code. -EL: Generate little-endian code. This is the default for ` mips*el-*-* ' configurations.
  162. [162]
    [PDF] R2000
    The R2000 processor consists of two tightly coup- led processors implemented on a single chip. In addition to a RISC (Reduced Instruction Set Com- puter) CPU ...
  163. [163]
    MIPS CPUS - The CPU Shack
    The R4400 processors contain 16KB of instruction cache and 16KB of data cache for a total of 32KB of on-chip 1st level cache. The R4400 processor can support up ...Missing: R3900 PlayStation
  164. [164]
    MIPS R3000 Microprocessor - Molecular Expressions
    Nov 13, 2015 · The R3000A version, basically an R2000 processor coupled to an R3010 floating-point unit, featured a 64-Kbyte cache memory and was ramped up to ...Missing: Iris | Show results with:Iris
  165. [165]
    [PDF] MIPS R4000 Technical Overview 64 Bits/100 MHz or Bust - Hot Chips
    Aug 2, 1991 · MIPS R3000 Branch Delay. • One Branch Delay Cycle. • MIPS Architectural Branch Delay. BD = 1. August 2,1991. 15. R4000 v.s. Superscalar: Branch ...
  166. [166]
    [PDF] The Mips R4000 processor - IEEE Micro
    The R4000 employs a 64-bit architecture, using 64-bit registers and generating 64-bit virtual addresses. Superpipelining techniques allow it to process more ...
  167. [167]
    MIPS, ARC look to compress instruction code - EE Times
    At the typical speed of 340 to 390 MHz, the core handles 510 to 580 Mflops, with a sustained performance of up to 390 Dhrystone Mips. Both the 4Ke and 5Kf have ...
  168. [168]
    [PDF] MIPS Technologies MIPS32® 74K™ Licensable Processor Core
    The MIPS 74K is a high-performance, dual-issue, 32-bit RISC CPU with DSP capabilities, targeting demanding multimedia and networking applications.
  169. [169]
    GlobalFoundries to Acquire MIPS to Accelerate AI and Compute ...
    MALTA, N.Y., and San Jose, Calif., July 8, 2025 – GlobalFoundries (Nasdaq: GFS) (GF) today announced a definitive agreement to acquire MIPS, a leading supplier ...
  170. [170]
    Wave Computing Acquires MIPS Technologies - HPCwire
    Jun 15, 2018 · Wave Computing today announced that it has acquired MIPS Tech, Inc. (formerly MIPS Technologies), a global leader in RISC processor Intellectual Property (IP) ...
  171. [171]
    https://english.cas.cn/Special_Reports/CAS_75th_anniversary/National_Economic_Development/202410/t20241011_691444.shtml
  172. [172]
    https://www.cpu-world.com/news_2011/2011031001_China_to_use_Godson_processors_in_supercomputers.html
  173. [173]
    https://en.eeworld.com.cn/news/qrs/eic623763.html
  174. [174]
    IDT AND MONTAVISTA SOFTWARE EXPAND PARTNERSHIP TO ...
    Jun 30, 2003 · The IDT RC32438 device provides up to 266 MHz of performance and addresses the high-bandwidth requirements of managed Layer-2 and Layer-3 ...
  175. [175]
    https://www.globenewswire.com/news-release/2011/08/08/453275/10893/en/Loongson-Licenses-MIPS32-R-and-MIPS64-R-Architectures-for-Embedded-and-Computing-Applications.html
  176. [176]
    Loongson-1: China's First Self-developed High-performance ...
    In 2002, the Institute of Computing Technology successfully built China's first high-performance, general-purpose microprocessor chip, Loongson-1.<|separator|>
  177. [177]
    China to use Godson processors in supercomputers - CPU-World
    Mar 10, 2011 · The first generation, dubbed Loongson 1, was launched in 2002, and had 32-bit RISC core running at 200 - 266 MHz. Over the years the series ...
  178. [178]
    Just like raising a child, independently develop Chinese CPUs
    Oct 18, 2022 · In 2002, under the auspices of Hu Weiwu, computers using "Loongson 1" as the CPU started working normally, ending the history of Chinese ...
  179. [179]
    [PDF] Chinese Research in Processor Designs for HPC
    Apr 1, 2018 · The Loongson 1 (also called the Godson-232 core), introduced in 2002, was a 32 bit processor with a 266MHz clock speed featuring 8kB ...
  180. [180]
    Loongson Licenses MIPS32(R) and MIPS64(R) Architectures for
    Aug 8, 2011 · The 128GFLOPS eight-core Loongson 3B processor runs at 1GHz and consumes 40W in a 65nm STMicroelectronics process. About Loongson Technology.<|separator|>
  181. [181]
    Do Loongson Technologies' Quad-Core Processors Rival AMD's ...
    Jan 6, 2020 · Both the 3A4000 and 3B4000 processors are outfitted with four cores, 8Mb of L3 cache, and are clocked at 1.5GHz to 2.0GHz. Image used courtesy ...Missing: 3A 3B octa-
  182. [182]
    Loongson's first LoongArch processors - 3A5000 for computers ...
    Jul 24, 2021 · Loongsoon LS3C5000L (3C5000L) 16-core server processor clocked at up to 2.5 GHz is now official and is apparently comprised of four LS3A5000 ...
  183. [183]
    LS3C5000
    Loongson 3C5000 is a general-purpose processor for servers. The chip ... - High-end multi-way: up to 16 socket with 256-core CC-NUMA interconnection structure.Missing: 2025 2.5
  184. [184]
    LoongArch Reference Manual - Volume 1: Basic Architecture
    In LA64, each configuration information word is 32 bits, which is written into the result register after the sign extension. The configuration information word ...
  185. [185]
    Chinese Supercomputer to Use Domestically-Made CPU for First Time
    Apr 13, 2009 · The company said that the utilization of the Loongson processor in the Dawning 6000 supercomputer is still in the verification phase.
  186. [186]
    Loongson Rips MIPS: Uses Old Code for New CPUs | Tom's Hardware
    Aug 25, 2021 · Loongson keeps using old code to enable LoongArch CPUs ... extension instructions (LASX), and virtualization extension instructions (LVZ).Missing: LA64 | Show results with:LA64
  187. [187]
    Loongson chip is China's next step to semiconductor freedom
    Nov 2, 2021 · Loongson, which was conceived as a MIPS-compatible family in 2001 by the government-run Chinese Academy of Sciences, has driven chip development ...Missing: independence | Show results with:independence
  188. [188]
    Reduced instruction set computer (RISC) architecture - IBM
    The IBM RS/6000, released in 1990, was the first machine to feature the IBM POWER architecture. The RS/6000 has gone through several name changes throughout the ...
  189. [189]
    [PDF] System/6000 processor: Hardware overview
    The RISC System/6000 (RS/6000). CPU is a highly concurrent superscalar second-generation. RISC engine based on the new IBM POWER architecture. It combines ...
  190. [190]
    IBM Power4 | IBM
    The IBM Power4 was a revolutionary, dual-core processor with a "server on a chip" design, leading to the world's fastest servers.
  191. [191]
    IBM Reveals Next-Generation IBM POWER10 Processor
    Aug 17, 2020 · IBM's First Commercialized 7nm Processor · Support for Multi-Petabyte Memory Clusters · New Hardware-Enabled Security Capabilities · New Processor ...Missing: POWER1 | Show results with:POWER1
  192. [192]
    IBM Power11 Raises the Bar for Enterprise IT - IBM Newsroom
    Jul 8, 2025 · Power11 offers up to 55% better core performance compared to Power95 and has up to 45% more capacity with higher core counts in entry and mid- ...
  193. [193]
    PowerPC on Apple: An Architectural History, Part I - Ars Technica
    Aug 3, 2004 · Thus the AIM (Apple, IBM, Motorola) alliance was born, and with it was also born a subset of the POWER architecture dubbed PowerPC. PowerPC ...
  194. [194]
    History of the ISA: Processors, the PowerPC, and the AIM Triple-Threat
    Aug 18, 2018 · PowerPC was the outcome of the AIM Alliance founded in 1991: a trio that consisted of unlikely partners, Apple and IBM—who otherwise were ...
  195. [195]
    [PDF] Semiconductor buyer's edge, 1993-1994
    • The first PowerPC 601 samples began shipping in May, priced at $275. (50-MHz) and $380 (66-MHz) in 25,000 quantities. • IBM created the Power Personal ...Missing: debut | Show results with:debut
  196. [196]
    IBM, Apple, RISC, and the Roots of the PowerPC - Low End Mac
    Jun 10, 2014 · Motorola was brought in to help manufacture the new processors, and the deal was sealed, creating the Apple-IBM-Motorola (AIM) alliance. IBM ...
  197. [197]
    [PDF] PowerPC 603 ™ RISC Microprocessor Hardware Specifications
    The PowerPC 603 microprocessor is an implementation of the PowerPC™ family of reduced instruction set computing (RISC) microprocessors.Missing: 604 portables G4 2002 AltiVec SIMD
  198. [198]
    CPUs: PowerPC 603 and 603e - Low End Mac
    Jun 24, 2014 · The 603 has only 1.6 million transistors, draws about half as much power as the 601, has two smaller caches (8 KB for instructions, 8 KB for data vs. a 32 KB ...Missing: 1994 portables 2002 SIMD
  199. [199]
    [PDF] G4 Is First PowerPC With AltiVec - Computer Engineering Group
    Nov 16, 1998 · A separate permute unit handles AltiVec's pow- erful permute instruction as well as simpler shifts. AltiVec also includes SIMD integer ...
  200. [200]
    [PDF] Freescale PowerPC Architecture Primer - NXP Semiconductors
    This chapter describes the evolution of the PowerPC architecture, and how it has been extended through the introduction of Book E and the Freescale Book E ...
  201. [201]
    Apple Buys Chip Designer - Forbes
    Apr 23, 2008 · Apple has agreed to buy a boutique microprocessor design company called PA Semi. The company, which is known for its design of sophisticated, low-power chips,Missing: PA6 quad-
  202. [202]
    Apple acquires PA Semi; Press proves lack of ... - Beyond3D
    Apr 23, 2008 · The article also claimed the company was working on a quad-core derivative, that might be appealing for future server products if Apple keeps it ...Missing: PA6 | Show results with:PA6
  203. [203]
    QorIQ P5040 | NXP Semiconductors
    The QorIQ P5 family delivers scalable, 64-bit processing with single-, dual-, and quad-core devices. With frequencies scaling up to 2.2 GHz.<|separator|>
  204. [204]
    [PDF] Book E: Enhanced PowerPC Architecture
    May 7, 2002 · ... PowerPC Embedded Environment: Architectural Specifications for IBM PowerPC Embedded Controllers,. Second Edition (1998). IBM may have patents ...
  205. [205]
    Inside the Xbox 360, Part II: the Xenon CPU - Ars Technica
    Jun 1, 2005 · The XBox 360's procedural synthesis techniques were explained, and a general overview of the multicore PowerPC CPU that powers the new console ...
  206. [206]
    Apple to Use Intel Microprocessors Beginning in 2006
    Jun 6, 2005 · “It's been ten years since our transition to the PowerPC, and we think Intel's technology will help us create the best personal computers for ...
  207. [207]
    RISC-V History - SiFive
    Created by SiFive Founders Krste Asanovic, Andrew Waterman, and Yunsup Lee, working with David Patterson, co-author of the definitive book on computer ...
  208. [208]
    SiFive - A&E Investments
    SiFive was founded by Krste Asanović, Yunsup Lee, and Andrew Waterman in 2015. SiFive. Enterprise. Semiconductor. AI/ML. Founded. 2015. Partnered. IPO. Acquired.
  209. [209]
    RISC-V Chiplets, Disaggregated Die, and Tiles - SiFive
    Sep 16, 2021 · SiFive enables RISC-V-powered chiplet designs for AI/ML products today, accelerating the design of new high-performance computing platforms.Missing: RV64GC scaling
  210. [210]
    SiFive Core IP 7 Series Creates New Class of Embedded Intelligent ...
    Oct 31, 2018 · – Oct. 31, 2018 – SiFive, the leading provider of commercial RISC-V processor IP, today announced the availability of the SiFive Core IP 7 ...
  211. [211]
    HiFive™ Unmatched (Discontinued) - SiFive Boards
    The development board is powered by the SiFive Freedom U740 (FU740), an SoC that includes a high-performance multi-core, 64-bit dual-issue, superscalar RISC-V ...Missing: 2016 | Show results with:2016
  212. [212]
    SiFive Performance™ P500 Series
    P550 Core Architectural Features. 64-bit RISC-V core with Sv39/Sv48 Virtual Memory Support; 3-issue, out-of-order pipeline tuned for scalable performance ...
  213. [213]
    SiFive Performance P550 Core Sets New Standard as Highest ...
    Jun 22, 2021 · The new SiFive Performance P550 delivers a SPECInt 2006 score of 8.65/GHz, making it the highest performance RISC-V processor available today.
  214. [214]
    Incredibly Scalable High-Performance RISC-V Core IP - SiFive
    Oct 24, 2019 · A quad-core SiFive U84 CPU, including 2MB of L2 cache, requires only 2.63mm2 in 7nm process technology while capable of operating at up to 2.6 ...Missing: 2016 | Show results with:2016
  215. [215]
    SiFive Intelligence™ XM Series
    SiFive's XM Series Gen 2 offers an extremely scalable and efficient AI compute engine to meet the needs of a wide range of end market applications.Missing: 2023 | Show results with:2023
  216. [216]
    AI Workload Acceleration with SiFive's New Intelligence XM Series
    Sep 24, 2024 · The XM Series is the first IP from SiFive to include a highly scalable AI matrix engine, helping customers speed up time to market. The XM ...Missing: 2023 | Show results with:2023
  217. [217]
    RISC-V for the Datacenter: Introducing the P870-D - SiFive Blog
    Aug 14, 2024 · The P870-D is a purpose-built RISC-V processor for datacenter applications, designed for high compute density within size and power constraints.
  218. [218]
    SiFive Announces New High-performance RISC-V Datacenter ...
    The P870-D offers high compute density, scalability to 256 cores, improved performance per watt, and is suitable for AI and infrastructure workloads.
  219. [219]
    SiFive Secures $61 Million in Series E Funding
    SiFive, Inc., the leading provider of commercial RISC-V processor IP and silicon solutions, today announced it raised $61 million in a Series E round led by SK ...Missing: 2021 | Show results with:2021
  220. [220]
    SiFive and Samsung Foundry Extend Partnership to Accelerate AI ...
    The extended partnership will enable and accelerate the development of Artificial Intelligence and Machine Learning inference and training SoCs.
  221. [221]
    SiFive collaborates with new Intel Foundry Services to enable ...
    Mar 23, 2021 · SiFive collaborates with new Intel Foundry Services to enable innovative new RISC-V computing platforms. Enabling more choice for Next- ...
  222. [222]
    A Brief History of Andes Technology - SemiWiki
    Jan 6, 2014 · Andes was founded in 2005 in Hsinchu Science Park (near TSMC). They have over 100 employees located in Taiwan, China, Korea, Japan and US. They ...
  223. [223]
    Andes Technology: Pioneering the Future of RISC-V CPU IP
    Mar 25, 2024 · In 2015 recognizing the vast potential for the RISC-V ISA, Andes had become a Founding and Premier Member of RISC-V International. ... History of ...
  224. [224]
    RISC-V Ecosystem Surpasses 100 Members Globally, Paving the ...
    Nov 7, 2017 · RISC-V Foundation Continues Ecosystem Growth with 120 Percent Increase in Membership Since November 2016 Berkeley, Calif. – Nov.
  225. [225]
    Sustaining Standards Leadership: The United States Cannot ... - CSIS
    Apr 28, 2025 · RISC-V International, which has grown in membership from 236 members in 2019 to over 4,600 in 2025, seeks to capitalize on this support.
  226. [226]
    Overview - Andes Technology
    Developed in under a year the first RISC-V vector architecture was based on version V0.8 of the specification. The Andes engineering team rapidly productized ...Missing: history | Show results with:history
  227. [227]
    RISC-V:AX25MP - Andes Technology
    AndesCore™ AX25MP 64-bit multicore CPU IP is based on AndeStar™ V5 architecture. It supports RISC-V standard 'IMAC-FD' extensions, bit-manipulation instructions ...Missing: D25F AX45MP
  228. [228]
    RISC-V: D25F - Andes Technology
    AndesCore™ D25F is a 32-bit CPU IP core based on AndeStar™ V5 architecture which incorporated RISC-V technology, it is capable of delivering high per-MHz ...Missing: AX45MP | Show results with:AX45MP
  229. [229]
    [PDF] AI on RISC-V The 3rd Processor Revolution - Andes Technology
    Pioneer of RISC-V. ✓ The first RISC-V DSP CPU IP (deployed in smart cam). ✓ The first RISC-V Vector CPU IP (deployed in Meta datacenter AI accelerator).Missing: microprocessors | Show results with:microprocessors
  230. [230]
    RISC-V: AX45MP - Andes Technology
    AndesCore™ AX45MP 64-bit multicore CPU IP is an 8-stage superscalar processor based on AndeStar™ V5 architecture. It supports RISC-V standard “G (IMA-FD)” ...Missing: D25F | Show results with:D25F
  231. [231]
    RISC-V SweRV Core Available to Open Source - Western Digital Blog
    Apr 11, 2019 · The SweRV Core EH1 is a 32-bit, 2-way superscalar, 9 stage pipeline core. With an expected performance of up to 5.0 CoreMarks/MHz (based on internal ...
  232. [232]
    Codasip releases Support Package for Western Digital's first RISC-V ...
    Apr 23, 2020 · The SweRV Core EH1 is a 32-bit, 2-way superscalar, 9-stage pipeline core with performance of up to 4.9 CoreMark/MHz and a small footprint ...
  233. [233]
    C910-玄铁官网 - XuanTie
    XuanTie C910 is a 64-bit high-performance processor compatible with the RISC-V architecture, delivering industry-leading computational performance and ...
  234. [234]
    Alibaba open sources four RISC-V cores: XuanTie E902, E906 ...
    Oct 20, 2021 · Alibaba introduces a range of RISC-V processors in the last few years with the Xuantie family ranging from the E902 micro-controller class ...
  235. [235]
    Products - Esperanto Technologies
    The ET-SoC-1 chip features over one thousand RISC-V processors on a single 7nm chip. Features: 1088 energy-efficient ET-Minion 64-bit RISC-V in-order cores, ...
  236. [236]
    Sun Microsystems | Company, Computer Systems, & Software
    In 2010 the company was purchased by Oracle Corporation, a leading provider of database management systems. Founding and growth. Andreas Bechtolsheim, William ...
  237. [237]
    [PDF] Oracle Solaris and Sun SPARC Systems—Integrated and Optimized ...
    SPARC (Scalable Processor ARChitecture) is a RISC instruction set architecture developed by Sun. Microsystems (now Oracle). The ―Scalable‖ in SPARC comes from ...
  238. [238]
    25 Microchips That Shook the World - IEEE Spectrum
    In 1984, a small team of Sun engineers set out to develop a 32-bit RISC processor called SPARC (for Scalable Processor Architecture). The idea was to use the ...
  239. [239]
    [PDF] cy7c600 risc family users guide cypress semiconductor
    Jun 3, 1988 · The Cypress CY7C600 family implements a RISC architecture called SPARC TM. SPARC stands for Scalable Processor ARChitecture. It is ...Missing: V7 1987
  240. [240]
    Chip Hall of Fame: Sun Microsystems SPARC Processor
    The first SPARC-based product, introduced in 1987, was the Sun-4 line of workstations, which quickly dominated the market and helped propel the company's ...
  241. [241]
    [PDF] The SuperSPARC Microprocessor
    It supports a 128 byte line size, with 32 byte subblocks, and obtains a 99% hit rate in SPEC'92 benchmarks. Block-zero and Block-copy operations are supported ...
  242. [242]
    [PDF] SuperSPARC Premiers in SPARCstation 10: 5/27/92 - CECS
    May 27, 1992 · The high-end uniprocessor model. 41, priced at $24,995, uses a 40-MHz processor with a. 1-Mbyte second-level cache. The 36-MHz version is the.Missing: specifications | Show results with:specifications
  243. [243]
    https://www.britannica.com/money/Sun-Microsystems-Inc
  244. [244]
    https://www.oracle.com/technetwork/server-storage/solaris/solaris-sparc-white-paper-167888.pdf
  245. [245]
    Sun UltraSPARC Microprocessor - Molecular Expressions
    The specialized pixel operations (Visual Instruction Set or VIS) of the UltraSPARC can operate in parallel on 8, 16, or 32-bit integer values packed into a 64- ...
  246. [246]
    Sun has a lot riding on UltraSPARC T1 chip - Network World
    Nov 14, 2005 · Sun says servers built on its long-awaited Niagara processor, a multicore, multithreaded chip designed to better handle the simultaneous ...
  247. [247]
    https://spectrum.ieee.org/chip-hall-of-fame-sun-microsystems-sparc-processor/particle-2
  248. [248]
    Oracle Buys Sun
    Apr 20, 2009 · Oracle will acquire Sun common stock for $9.50 per share in cash. The transaction is valued at approximately $7.4 billion, or $5.6 billion net of Sun's cash ...
  249. [249]
    [PDF] Oracle SPARC M8 Processor Data Sheet
    Silicon Secured. Memory enables applications to identify erroneous or unauthorized memory access, diagnose the cause, and take appropriate recovery actions. The ...
  250. [250]
    [PDF] The VIS Instruction Set White Paper TM Instruction Set
    The VIS instruction set is a set of "RISC-style" SIMD instructions which are extensions to the standard SPARC® V9 instruction set. Initially introduced with the.
  251. [251]
    Oracle quietly extends Solaris 11.4 support until 2037 - The Register
    Jan 29, 2024 · Oracle has quietly extended paid support and upgrades for Solaris 11.4 to 2037 – three years past its previous deadline.
  252. [252]
    [PDF] Past, Present, and Future of SPARC64 Processors
    SPARC64 is the name of the series of SPARC-V9 architecture processors that Fujitsu has developed. The development of the first SPARC64 started in the 1990s, ...
  253. [253]
    Fujitsu and Sun to Cooperate on High-End SPARC Processors
    Oct 22, 1999 · This agreement will result in the collaboration between two world-class high-end microprocessor design teams with the goal of assuring enhanced ...Missing: 1990s | Show results with:1990s
  254. [254]
    Fujitsu SPARC64 Timeline of Innovation
    The development of Fujitsu SPARC64 processors began in the early 1990s. The first generation SPARC64 ran at just 118MHz, and 20 years later SPARC64 is now ...
  255. [255]
    Fujitsu SPARC servers Case Studies
    Contributing to business results with performance above and beyond expectations: Mizuho Bank is using "aggressive IT" with the power of a SPARC Solaris ...Missing: reliability | Show results with:reliability
  256. [256]
    "SPARC64™ VIIIfx": A Fast, Reliable, Low-Power CPU - Fujitsu Global
    The heart of the K computer consists of 80,000 or more "SPARC64™ VIIIfx" CPUs. Each CPU is equipped with eight cores, which are "the minimum units that perform ...
  257. [257]
    Sparc64 X: Fujitsu's New-Generation 16-Core Processor for Unix ...
    Dec 13, 2013 · Fujitsu's Sparc64 X is a processor for Unix servers that runs at a speed of 3 GHz and consists of 16 cores, a 24-Mbyte shared level-2 (L2) ...Missing: specifications | Show results with:specifications
  258. [258]
    [PDF] Fujitsu SPARC M12-2S Server - Oracle
    The SPARC64 XII processor core is up to 2.5 times faster than previous- generation SPARC64 X+ processor cores. •. Dynamic scaling from 1 building block up to 4 ...
  259. [259]
    Roadmap - Your Sustainability Transformation Partner | Fujitsu Global
    Fujitsu is going to continue Fujitsu SPARC M12 server sales until the end of August 2029 (last shipment date: end of November 2029) and support services until ...Missing: 2021 ARM focus
  260. [260]
    Fujitsu Chooses ARM Over SPARC for Its Next Supercomputer
    Jun 21, 2016 · Fujitsu will ditch SPARC chips for the ARM architecture for the next generation of the K supercomputer that currently is the fifth-fastest ...
  261. [261]
    Fujitsu's A64FX Arm Chip Waves The HPC Banner High
    Aug 24, 2018 · With the A64FX processor, Fujitsu is switching away from its Sparc64 clone of the Sparc architecture created by Sun Microsystems, the server ...
  262. [262]
    Digital Equipment Corporation (DEC) - Computer History Museum
    DEC was founded in 1957, released the PDP-1 in 1961, the PDP-8 in 1964, and the VAX series in 1976. It was bought by Compaq in 1998.
  263. [263]
    Alpha microprocessor, DEC, 1993 - CHM Revolution
    DEC introduced the Alpha 64-bit RISC processor in 1992 as the next generation to replace the 32-bit VAX's complex CISC architecture.
  264. [264]
    The Alpha AXP, part 1: Initial plunge - The Old New Thing
    Aug 7, 2017 · The Alpha AXP is a 64-bit processor. It does not have “32-bit mode ... Two are special formats for backward compatibility with the DEC VAX.
  265. [265]
    [PDF] Guide to the Digital Equipment Corporation records, 1947-2002
    The Alpha architecture, introduced in 1992, was implemented as a line of microprocessors. DEC produced other technologies besides computers. It sold a wide ...
  266. [266]
    Compaq: The last days of Alpha - ZDNET
    Jun 25, 2001 · June 25, 2001 at 3:45 p.m. PT. Compaq Computer's announcement on Monday to license its Alpha chip technology to Intel signals the end of the ...Missing: discontinued | Show results with:discontinued
  267. [267]
    characterization - ACM Digital Library
    The central processor in the DEC 7000 AXP is the 200 MHz DECchip 21064, fabricated in a 0.7 micron CMOS technology.
  268. [268]
    [PDF] IRAM M/S - People @EECS
    1.6 GFLOPS. 64. -12 GFLOPS. 8. 4 GFLOPS. 64. -32 GFLOPS. 8. Page 35. 35. V-IRAM-1 ... Start with Alpha 21064 @ 3.5v, 26 W. – Vdd reduction ⇒. 5.3X ⇒. 4.9 W.
  269. [269]
    [PDF] Alpha 21164 Microprocessor Data Sheet
    The 21164 has three onchip caches—a primary L1 data cache, a primary L1 instruc- tion cache, and a second-level L2 combined data and instruction cache. All ...
  270. [270]
    AlphaServer and Tru64 UNIX in 2023 - Mete Balci
    May 20, 2023 · If you do not know, Alpha (or Alpha AXP or DEC Alpha) is a CPU architecture developed by Digital Equipment Corporation (DEC). So an Alpha ...
  271. [271]
    Understanding DEC Alpha: Architecture & Modern Solutions
    The following models added further capability, such as on-chip secondary caching in the case of Alpha 21164. DEC workstations and servers such as the DEC 3000 ...
  272. [272]
    [PDF] The Alpha 21264 Microprocessor Architecture | Manx Docs
    The 21264 shows that a clean RISC architecture not only allows for a very fast clock rate, currently up to 600 MHz, but it also allows for sophisticated micro- ...
  273. [273]
    Alpha 21264 (EV6) processor architecture. - ResearchGate
    EV6 microprocessor [16,17] was finally introduced in 1998 on a 0.35 μm CMOS process technology and with an operating frequency of 600 MHz.
  274. [274]
    Alpha chip to clock 1.4GHz in copper - The Register
    Mar 3, 1999 · Alpha chip to clock 1.4GHz ... EV68 platform, using aluminium interconnects, will achieve a one gigahertz clock rate by the end of this year.Missing: EV67 1.25<|separator|>
  275. [275]
    Compaq to Phase Out Alpha Chips and Use Intel's Instead
    Jun 25, 2001 · Hundreds of Compaq engineers who work on Alpha development will move to Intel, where they are expected to help refine Itanium's ability to ...Missing: discontinued | Show results with:discontinued
  276. [276]
    PA-RISC: HP's RISC Architecture of the 1990s - OpenPA
    PA-RISC is a Reduced Instruction Set Computing (RISC) architecture from HP developed during the 1980s and sold until the early 2000s.
  277. [277]
    [PDF] PA-RISC 2.0 - Index of /
    The purpose of a processor architecture is to define a stable interface which can efficiently couple multiple generations of software investment to successive ...
  278. [278]
    PA-RISC PA-7100 and PA-7150 Processors - OpenPA
    HP PA-7100 are 32-bit PA-RISC processors, released in 1992 for HP 9000 Unix workstations. ... PA-7100 processors were fabbed with up to 100 MHz, PA-7150 up to 125 ...Missing: dual SCU
  279. [279]
    [PDF] journal - The Hewlett Packard Archive
    Apr 8, 1995 · PA 7100LC-based systems typically have a smaller cache but faster memory than PA 7100-based systems. The final product achieved over 120 for ...
  280. [280]
    [PDF] The HP PA-8000 RISC CPU - Hot Chips
    Aug 19, 1996 · Completely redesigned core/new microarchitecture. 56 Entry Instruction Reorder Buffer (IRB). Peak execution rate of 4 instructions/cycle.Missing: 180-250 | Show results with:180-250
  281. [281]
    [PDF] Independent PA-RISC and Itanium Reference Book - OpenPA
    PA-RISC is a RISC computer architecture designed by Hewlett-Packard in the 1980s, used in HP 9000 and Visualize workstations and servers until the 2000s.<|control11|><|separator|>
  282. [282]
    Hewlett-Packard PA-RISC 8800 - The Netlib
    Oct 7, 2004 · The PA-8800 is different: it follows the trend to put two CPUs on a chip. This could be done because of the denser technology: 130 nm instead of 180 nm.Missing: 7100 8000
  283. [283]
    [PDF] PA-RISC 8x00 Family of Microprocessors with Focus on PA-8700 ...
    In 1996, Hewlett-Packard introduced the PA-8000 family, which utilized the PA-RISC 2.0 specification. The most important changes introduced in PA-RISC 2.0 were:.
  284. [284]
    HP Completes Its Pa-Risc Road Map With Final Processor Upgrade
    Jun 10, 2005 · HP will support servers running PA-RISC chips until 2013 but will stop selling the latest HP 9000 systems in 2008, said Brian Cox, director of ...
  285. [285]
    HP to Separate Into Two New Industry-Leading Public Companies
    Oct 6, 2014 · The separation transaction is intended to be tax-free to HP shareholders for federal income tax purposes.
  286. [286]
    Intel, HP Reveal IA-64 Instruction Set Architecture
    The release of today's IA-64 architecture information is the result of the research and development effort between Intel and HP announced in 1994.
  287. [287]
    Itanium: A cautionary tale - CNET
    Dec 7, 2005 · On June 8, 1994, Hewlett-Packard and Intel announced a bold collaboration to build a next-generation processor called Itanium, intended to ...
  288. [288]
    Intel Delays Itanium Launch—Again -- Enterprise Systems - ESJ
    Jul 24, 2000 · The general release of the first IA-64 chip is now about two years behind the schedule HP originally anticipated, and delays have caused Intel ...
  289. [289]
    Intel® Itanium® 9300 Processor Raises Bar for Scalable, Resilient ...
    Feb 8, 2010 · The Itanium processor 9300 series adds to the architecture's world-class resiliency with new reliability, availability, and serviceability (RAS) ...Missing: quad- 2 FSB QPI
  290. [290]
    Intel to finally scatter remaining ashes of Itanium to the wind in 2021
    Feb 1, 2019 · Intel said that the Itanium 9700 series would take its final order on January 30 of 2020 with the final shipment date to take place on July 29, 2021.Missing: NonStop | Show results with:NonStop
  291. [291]
    Microchip Technology To Acquire Atmel
    Jan 19, 2016 · The acquisition price represents a total equity value of about $3.56 billion, and a total enterprise value of about $3.40 billion, after ...
  292. [292]
    Chip Hall of Fame: Microchip Technology PIC 16C84 Microcontroller
    Jun 30, 2017 · PIC 16C84 Micro-controller. Manufacturer: Microchip Technology. Category: Processors. Year: 1993. Back in the early 1990s, the huge 8-bit ...
  293. [293]
    [PDF] PIC16F84A Data Sheet - Microchip Technology
    The PICmicro family meets the specifications contained in the Microchip Data Sheet. •. Microchip believes that its family of PICmicro microcontrollers is one of ...
  294. [294]
    [PDF] PIC16F87X Data Sheet - Microchip Technology
    Jan 30, 2001 · Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in.
  295. [295]
    [PDF] Getting Started with PIC32 User's Guide - Microchip Technology
    Jan 2, 2008 · The PIC32 is a 32-bit family of general purpose microcontrollers from Microchip. Technology. It offers 80+ DMIPS performance with a wide variety ...
  296. [296]
    New Microchip PIC32 Microcontrollers Run at 72MHz
    Nov 5, 2007 · The new Microchip PIC32 is a new 32-bit MCU family based on the MIPS32 M4K architecture, running at 72MHz and up to 512KBytes of Flash.
  297. [297]
    [PDF] ATmega328P - Microchip Technology
    Peripheral features. ○ Two 8-bit Timer/Counters with separate prescaler and compare mode. ○ One 16-bit Timer/Counter with separate prescaler, compare mode, ...
  298. [298]
    A Guide to AVR Microcontroller [PDF] - Utmel
    Dec 27, 2021 · AVR microcontroller is an enhanced RISC (Reduced Instruction Set CPU) high-speed 8-bit microcontroller with built-in Flash developed by ATMEL in 1997.Missing: ATmega328 specs
  299. [299]
    The Making of Arduino - IEEE Spectrum
    Released in 2005 as a modest tool for Banzi's students at the Interaction Design Institute Ivrea (IDII), Arduino has spawned an international do-it-yourself ...
  300. [300]
    [PDF] SuperH, Inc. formed by Hitachi and STMicroelectronics to Boost the ...
    Apr 3, 2001 · SuperH is a RISC microprocessor technology based on an original Hitachi architecture. To date, six cores have been released: the SH-1, SH-2, SH- ...
  301. [301]
    [PDF] SuperH RISC engine - SH-1/SH-2 - Bitsavers.org
    This programming manual describes in detail the instructions for the SH-1 CPU and SH-2 CPU instructions. For the SH-3 CPU, refer to the separate volume of SH-3 ...
  302. [302]
    Hitachi Releases the SH-4 SH7750 Series, Offering Industry's ...
    Nov 10, 1997 · It features 360 MIPS performance at 200 MHz, plus 1.4 GFLOPS(*2) graphics processing power. A version achieving 300 MIPS at 167 MHz has also ...
  303. [303]
    https://spectrum.ieee.org/chip-hall-of-fame-microchip-technology-pic-16c84-microcontroller
  304. [304]
    https://ww1.microchip.com/downloads/en/devicedoc/35007b.pdf
  305. [305]
    https://ww1.microchip.com/downloads/en/devicedoc/30292c.pdf
  306. [306]
    Chipmaker Renesas' investors Hitachi, NEC cash out in turnaround ...
    Jan 27, 2024 · Today's Renesas was formed in April 2010 through a combination of Mitsubishi Electric and Hitachi's joint chip venture -- Renesas Technology ...
  307. [307]
    Renesas SuperH 1 MCU with 3.75Mbyte flash | Electronics Weekly
    Renesas Technology has introduced the SH72546R SuperH 1 Family microcontroller designed for use in automotive engine and transmission control systems.
  308. [308]
    [PDF] Ten Facts to Know About Analog Devices
    Sep 18, 2015 · 1 Analog Devices was founded in 1965 in Cambridge, Massachusetts, by. Ray Stata, currently Chairman of the Board for ADI, and Matthew Lorber ...
  309. [309]
    Blackfin Processor Architecture Overview - Analog Devices
    ... Blackfin Processors combine a 32-bit RISC-like instruction set and dual 16-bit multiply accumulate (MAC) signal processing functionality with the ease-of ...
  310. [310]
    https://spectrum.ieee.org/the-making-of-arduino
  311. [311]
    Blackfin Processor : Architecture, Features & Its Applications
    The architecture of this processor was announced in December 2000 & demonstrated first at the ESC (Embedded Systems Conference) in June 2001. This Blackfin ...
  312. [312]
    [PDF] ADSP-BF531/ADSP-BF532 Blackfin Embedded Processor, Rev H
    The processor has up to 600 MHz, two 16-bit MACs, two 40-bit ALUs, PPI, dual-channel serial ports, and up to 148K bytes of on-chip memory.
  313. [313]
    Lithography, Architecture Evolutions Boost Analog Devices' Mid ...
    Jun 18, 2014 · Analog Devices' new BF70x products fill the "single core Blackfin" next-generation slot on the company's published roadmap two years ago. All ...
  314. [314]
    [PDF] Blackfin ADSP-BF70x Series of DSP Processors | Analog Devices
    The new ADSP-BF70x Blackfin® processor series is a high performance DSP that delivers a class leading 800 MMACS of processing power at less than 100 mW.Missing: introduction | Show results with:introduction
  315. [315]
    [PDF] ADSP-214xx SHARC Processor Hardware Reference, Revision 1.1 ...
    Chapter 1, “Introduction”. Provides an architectural overview of the SHARC processors. ... ADSP-2116x family, the ADSP-214xx SHARC processor family is based.
  316. [316]
    [PDF] ADSP-21467/ADSP-21469 - SHARC Processor - Analog Devices
    These 32-bit/40-bit floating- point processors are optimized for high performance audio applications with their large on-chip SRAM, multiple internal buses to ...
  317. [317]
    [PDF] ADSP-21477/ADSP-21478/ADSP-21479 SHARC Processor Rev E
    The ADSP-21477/ADSP-21478/ADSP-21479 is a high-performance 32/40-bit floating-point processor optimized for audio, with up to 300 MHz frequency and SIMD ...
  318. [318]
    Nancy Avila On The Rise Of Agentic AI At Analog Devices - Forbes
    Oct 17, 2025 · ADI has long used machine learning, but her current focus is on agentic AI, introducign systems that can reason, act and learn autonomously. “ ...
  319. [319]
    EW 2025: Decision Making at the Edge with AI-Driven Sensors
    May 15, 2025 · ... (AI) paired with sensors that have both analog and digital ... ©2025 Analog Devices, Inc. All Rights Reserved. Analog Devices Cookie Policy.Missing: focus | Show results with:focus
  320. [320]
    MCST - WikiChip
    Nov 14, 2019 · “MCST” was founded in 1992, after the USSR disappeared and Soviet state computer enterprises were abolished. The main office of the “MCST” ...
  321. [321]
    [PDF] Russian Microprocessors of the Elbrus Architecture Series for ...
    Elbrus microprocessors use a VLIW-like architecture, achieve up to 25 scalar operations per cycle, and have binary compatibility with Intel x86/x86-64.Missing: dual- SPARC<|separator|>
  322. [322]
    https://www.elprocus.com/blackfin-processor/
  323. [323]
    Russian-Made Elbrus CPU's Gaming Benchmarks Posted
    Jan 30, 2023 · The Elbrus-8SV, a product of TSMC's 28nm process node, comes with eight cores at 1.5 GHz. Moscow Center of SPARC Technologies (MCST) ...Missing: 2014 | Show results with:2014
  324. [324]
    Russian Company Tapes Out 16-Core Elbrus CPU - Tom's Hardware
    Oct 7, 2020 · The system-on-chip packs 16 cores running at 2 GHz, has an eight-channel DDR4 memory controller, supports 32 PCIe Gen 3 lanes, four SATA 3.0 ...